



# **SYS68K/CPU-30 R4**


## **Installation Guide**

**P/N 204029 Edition 7.0**  
**November 1999**

**Force Computers GmbH**  
**All Rights Reserved**

This document shall not be duplicated, nor its contents used for any purpose, unless written permission has been granted.

Copyright by Force Computers



A SOLECTRON SUBSIDIARY



**World Wide Web: [www.forcecomputers.com](http://www.forcecomputers.com)**

24-hour access to on-line manuals, driver updates, and application notes is provided via SMART, our SolutionsPLUS customer support program that provides current technical and services information.

## Headquarters

### The Americas

**Force Computers Inc.**  
5799 Fontanoso Way  
San Jose, CA 95138-1015  
U.S.A.

Tel.: +1 (408) 369-6000  
Fax: +1 (408) 371-3382  
Email [support@fci.com](mailto:support@fci.com)

### Europe

**Force Computers GmbH**  
Prof.-Messerschmitt-Str. 1  
D-85579 Neubiberg/München  
Germany

Tel.: +49 (89) 608 14-0  
Fax: +49 (89) 609 77 93  
Email [support@force.de](mailto:support@force.de)

### Asia

**Force Computers Japan KK**  
Shiba Daimon MF Building 4F  
2-1-16 Shiba Daimon  
Minato-ku, Tokyo 105-0012  
Japan

Tel.: +81 (03) 3437 3948  
Fax: +81 (03) 3437 3968  
Email [smiyagawa@fci.com](mailto:smiyagawa@fci.com)

#### NOTE

The information in this document has been carefully checked and is believed to be entirely reliable. Force Computers makes no warranty of any kind with regard to the material in this document, and assumes no responsibility for any errors which may appear in this document. Force Computers reserves the right to make changes without notice to this, or any of its products, to improve reliability, performance, or design.

Force Computers assumes no responsibility for the use of any circuitry other than circuitry which is part of a product of Force Computers GmbH. Force Computers does not convey to the purchaser of the product described herein any license under the patent rights of Force Computers GmbH nor the rights of others. All product names as mentioned herein are the trademarks or registered trademarks of their respective companies.

# Table of Contents

<b>1</b>	<b>Safety Notes</b>	<b>1</b>
<b>2</b>	<b>Installation</b>	<b>3</b>
<b>2.1</b>	<b>Location Diagrams of the SYS68K/CPU-30 R4</b>	<b>3</b>
<b>2.2</b>	<b>Default Switch Settings</b>	<b>6</b>
<b>2.3</b>	<b>Front Panel</b>	<b>10</b>
2.3.1	RESET and ABORT Keys	12
2.3.2	Status LEDs	12
2.3.3	Voltage Sensor	12
2.3.4	Watchdog Timer	12
2.3.5	Two Rotary Switches	13
<b>2.4</b>	<b>Serial I/O Channels</b>	<b>13</b>
<b>2.5</b>	<b>AUI-Ethernet</b>	<b>14</b>
<b>2.6</b>	<b>SCSI</b>	<b>15</b>
<b>2.7</b>	<b>Parallel I/O (Option)</b>	<b>15</b>
<b>2.8</b>	<b>Connector Pinout for VMEbus P2</b>	<b>16</b>
<b>2.9</b>	<b>Introduction to VMEPROM Firmware</b>	<b>17</b>
2.9.1	Booting up VMEPROM	18
<b>2.10</b>	<b>The SYS68K/IOBP-1</b>	<b>18</b>
<b>3</b>	<b>History of Manual Publication</b>	<b>21</b>

## Product Error Report



## List of Tables and Figures

	<b>Page</b>	<b>Tab./Fig.</b>
Diagram of the CPU-30 R4 (Top View) .....	4	Fig. 1
Diagram of the CPU-30 R4 (Bottom View) .....	5	Fig. 2
Default Switch Settings .....	6	Tab. 1
Front Panel Layout .....	10	Tab. 2
Front Panel .....	11	Fig. 3
9-pin D-Sub Connector Pinout (RS-232) .....	13	Tab. 3
15-pin AUI-Ethernet Connector .....	14	Tab. 4
Signal Assignment of the VME P2 Connector .....	16	Tab. 5
Rotary Switches .....	18	Tab. 6
SYS68K/IOBP-1 Pin Assignment .....	19	Tab. 7
History of Manual .....	22	Tab. 8





# 1 Safety Notes

This section provides safety precautions to follow when installing, operating, and maintaining the SYS68K/CPU-30 R4. For your protection, follow all warnings and instructions found in the following text.

## General

This *Installation Guide* provides the necessary information to install and handle the SYS68K/CPU-30 R4. As the product is complex and its usage manifold, we do not guarantee that the given information is complete. In case you need additional information, ask your Force Computers representative.

The SYS68K/CPU-30 R4 has been designed to meet the standard industrial safety requirements. It must not be used except in its specific area of office telecommunication industry and industrial control.

Only personnel trained by Force Computers or qualified persons in electronics or electrical engineering are authorized to install, uninstall or maintain the SYS68K/CPU-30 R4. The information given in this manual is meant to complete the knowledge of a specialist and must not be taken as replacement for qualified personnel.

Make sure that contacts and cables of the board cannot be touched while the board is operating.

## Installation

Electrostatic discharge and incorrect board installation and uninstallation can damage circuits or shorten their life. Therefore:

- Before touching integrated circuits, ensure that you are working in an electrostatic-free environment.
- When plugging the board in or removing it, do not press on the front panel but use the handles.
- Before installing or uninstalling the board, read section 2 “Installation” on page 3.
- Before installing or uninstalling an additional device or module, read the respective documentation.
- Ensure that the board is connected to the VMEbus via both connectors, the P1 and the P2 and that power is available on both..

## Power up

Before powering up check that the default switch settings are correct as outlined in section 2.2 “Default Switch Settings” on page 6.



---

<b>Operation</b>	When operating the board in areas of strong electromagnetic radiation ensure that the board is bolted on the VME rack and shielded by closed housing.
<b>EMC</b>	If boards are integrated into open systems, always cover empty slots.
<b>Expanding</b>	<ul style="list-style-type: none"><li>• Check the total power consumption of all components installed (see the technical specification of the respective components).</li><li>• Ensure that any individual output current of any source stays within its acceptable limits (see the technical specification of the respective source).</li><li>• Only replace components or system parts with those recommended by Force Computers. In case you use components other than those recommended by Force Computers, you are fully responsible for the impact on EMI and the eventually changed functionality of the product.</li></ul>
<b>Battery Change</b>	<p>If a Lithium battery on the board has to be exchanged, observe the following safety notes:</p> <ul style="list-style-type: none"><li>• Incorrect exchange of Lithium batteries can result in a hazardous explosion.</li><li>• Always use the same type of Lithium battery as is already installed.</li></ul>
<b>Protect your Environment</b>	Always dispose used batteries and/or old boards according to your country's legislation.



## 2 Installation

The installation of the board is easy, requiring only a power supply and a VMEbus backplane. The power supply must meet the specifications described in Table 1, "Specifications for the CPU-30 R4 Board," on page 7. The processor board requires +5 V supply voltage;  $\pm 12$  V are needed for the RS-232 serial interface and the Ethernet Interface.

For the initial power up, a terminal can be connected to the 9-pin D-Sub microconnector of serial port 1, which is located on the front panel. The serial port provides RS-232 interface signal level.

### Caution



**Before powering up check that the default switch settings are correct as outlined in Section 2.2 'Default Switch Settings'.**

### 2.1 Location Diagrams of the SYS68K/CPU-30 R4

The following two location diagrams show the important components on the top side and the bottom side of the CPU-30 R4. Both of these diagrams only show the components on the board which are of interest to the user.

Figure 1 Diagram of the CPU-30 R4 (Top View)





Figure 2 Diagram of the CPU-30 R4 (Bottom View)




## 2.2 Default Switch Settings


The following table shows the default settings for all the switches on the board. For the position of the switches on your CPU-30 R4 board see Figure 2, “Diagram of the CPU-30 R4 (Bottom View),” on page 5.

**Note:** The battery backup for SRAM and RTC is disabled with the default switch setting. Stored data will be lost.

**Table 1** Default Switch Settings

Diagram of Switch with Default Setting	Switches	Default Setting	Function
<b>SWITCH 5</b>			
	SW5-1	OFF	OFF=Boot PROM access to default Boot PROM and optional Boot PROM ON=Boot PROM access to optional Boot PROM only (Access to default Boot PROM is disabled)
	SW5-2	OFF	OFF=Optional Boot PROM Pinout for Flash PROM ON=Optional Boot PROM Pinout for EPROM
	SW5-3	OFF	OFF=Write to Boot PROM enabled ON=Write to Boot PROM disabled
	SW5-4	OFF	OFF=Write to System Flash Memory enabled ON=Write to System Flash Memory disabled
<b>SWITCH 6</b>			

**Table 1 Default Switch Settings (Continued)**

Diagram of Switch with Default Setting	Switches	Default Setting	Function																					
	SW6-1	OFF	<p><b>BUSTIMER (1:0)</b></p> <table border="0"> <tr> <td><b>SW6-1</b></td> <td><b>SW6-2</b></td> <td><b>Time</b></td> </tr> <tr> <td>SW6-1 OFF=VME Bustimer bit 1=1</td> <td>OFF</td> <td>OFF</td> </tr> <tr> <td>OFF</td> <td>83.53ms</td> <td></td> </tr> <tr> <td>SW6-1 ON=VME Bustimer bit 1=0</td> <td>OFF</td> <td>ON</td> </tr> <tr> <td>ON</td> <td>1.30 ms</td> <td></td> </tr> <tr> <td>ON</td> <td>OFF</td> <td>81.6 μs</td> </tr> <tr> <td>ON</td> <td>ON</td> <td>10.2 μs</td> </tr> </table> <p>SW6-2 OFF=VME Bustimer bit 0=1 SW6-2 ON=VME Bustimer bit 0=0</p>	<b>SW6-1</b>	<b>SW6-2</b>	<b>Time</b>	SW6-1 OFF=VME Bustimer bit 1=1	OFF	OFF	OFF	83.53ms		SW6-1 ON=VME Bustimer bit 1=0	OFF	ON	ON	1.30 ms		ON	OFF	81.6 μs	ON	ON	10.2 μs
	<b>SW6-1</b>	<b>SW6-2</b>	<b>Time</b>																					
	SW6-1 OFF=VME Bustimer bit 1=1	OFF	OFF																					
	OFF	83.53ms																						
SW6-1 ON=VME Bustimer bit 1=0	OFF	ON																						
ON	1.30 ms																							
ON	OFF	81.6 μs																						
ON	ON	10.2 μs																						
SW6-2	OFF																							
SW6-3	OFF	<p><b><u>SLOT, BRSEL (1:0) : VME BR</u></b> SLOT-x detected, 11 : 3</p>																						
SW6-4	OFF	<p>SW6-3 OFF=VME BRSEL bit 1=1 SLOT-x detected, 10 : 2 SW6-3 ON=VME BRSEL bit 1=0 SLOT-x detected, 01 : 1 SLOT-x detected, 00 : 0 SW6-4 OFF=VME BRSEL bit 0=1 SLOT-1 detected, -- : 3 SW6-4 ON=VME BRSEL bit 0=0</p>																						

**Table 1 Default Switch Settings (Continued)**






Diagram of Switch with Default Setting	Switches	Default Setting	Function
<b>SWITCH 7</b>			
 <p><b>SW7</b></p> <p>ON OFF</p>	SW7-1	OFF	OFF=RESET Switch enabled ON=RESET Switch disabled
	SW7-2	OFF	OFF=ABORT Switch enabled ON=ABORT Switch disabled
	SW7-3	OFF	OFF=SCSI active termination enabled ON=SCSI active termination disabled
	SW7-4	OFF	OFF=additional VME Bustimer enabled if VME slot-1 function detected (otherwise disabled) ON=VME Bustimer disabled
<b>SWITCH 8</b>			
 <p><b>SW8</b></p> <p>ON OFF</p>	SW8-1	OFF	OFF=VME slot-1 auto-detection enabled ON=VME slot-1 function disabled
	SW8-2	OFF	OFF=VME_SYSFAIL output enabled ON=VME_SYSFAIL output disabled
	SW8-3	OFF	OFF=VME_SYSRESET output enabled ON=VME_SYSRESET output disabled
	SW8-4	OFF	OFF=VME_SYSRESET input enabled ON=VME_SYSRESET input disabled
<b>SWITCH 11</b>			
 <p><b>SW11</b></p> <p>ON OFF</p>	SW11-1	OFF	OFF=Power backup from battery disabled ON=Power backup from battery enabled
	SW11-2	OFF	OFF=Power Backup from VME STBY disabled ON=Power Backup from VME STBY enabled
	SW11-3	OFF	OFF=NVRAM supplied by Power Backup disabled ON=NVRAM supplied by Power Backup enabled
	SW11-4	OFF	OFF=Default NVRAM access only ON=Optional and default NVRAM access

Table 1 Default Switch Settings (Continued)

Diagram of Switch with Default Setting	Switches	Default Setting	Function
<b>SWITCH 12</b>			
	SW12-1	OFF	OFF=Serial port 1 for RS-232, Hybrid FH-002 on J119 ON=Serial port 1 for RS-422, Hybrid FH-003 or FH-422T on J119 Serial port 1 for RS-485, Hybrid FH-007 on J119
	SW12-2	OFF	OFF=Serial port 2 for RS-232, Hybrid FH-002 on J124 ON=Serial port 2 for RS-422, Hybrid FH-003 or FH-422T on J124 Serial port 2 for RS-485, Hybrid FH-007 on J124
	SW12-3	OFF	OFF=Serial port 3 for RS-232, Hybrid FH-002 on J123 ON=Serial port 3 for RS-422, Hybrid FH-003 or FH-422T on J123 Serial port 3 for RS-485, Hybrid FH-007 on J123
	SW12-4	OFF	OFF=Serial port 4 for RS-232, Hybrid FH-002 on J118 ON=Serial port 4 for RS-422, Hybrid FH-003 or FH-422T on J118 Serial port 4 for RS-485, Hybrid FH-007 on J118
<b>SWITCH 13</b>			
	SW13-1	OFF	OFF=Timer IRQ enabled ON=Timer IRQ disabled
	SW13-2	OFF	OFF=Watchdog reset disabled ON=Watchdog reset enabled
	SW13-3	OFF	Reserved (must be OFF)
	SW13-4	OFF	Reserved (must be OFF)

## 2.3 Front Panel


The table below outlines the layout on the front panel. Additionally, there is a drawing of the front panel on page 11. The front panel devices are briefly described on the pages following the drawing.

**Table 2 Front Panel Layout**

Device	Function	Name
Switch	Reset	RESET
Switch	Abort	ABORT
LED	RUN/HALT	RUN
LED	VME BM	BM
Rotary Switch	4-bit Input	2
Rotary Switch	4-bit Input	1
15-pin D-Sub connector	AUI-Ethernet Interface	L
9-pin D-Sub connector	Serial Interface	3
9-pin D-Sub connector	Serial Interface	2
9-pin D-Sub connector	Serial Interface	1



Figure 3 Front Panel



### 2.3.1 RESET and ABORT Keys

The RESET key generates an on-board reset. The ABORT key generates an IRQ on a programmable level. Both keys can be disabled via the switches described below:

SW7-1	Description
OFF (de-fault)	RESET key enabled
ON	RESET key disabled

SW7-2	Description
OFF (de-fault)	ABORT key enabled
ON	ABORT key disabled

### 2.3.2 Status LEDs

The CPU-30 R4 includes two front panel LEDs: RUN/HALT LED and BM LED.

The RUN/HALT LED displays the condition that the processor is halted or reset is active and, in this case, the LED turns red. The RUN/HALT LED turns green on normal operation.

The bus master BM LED is used to indicate VMEbus mastership of the CPU-30 R4 and, in this case, the LED turns green.

### 2.3.3 Voltage Sensor

The voltage sensor generates a power-up reset if the voltage level is below 4.75 V.

### 2.3.4 Watchdog Timer

This timer can be enabled by software and will generate an NMI followed by a power-up reset, when it is not retriggered

SW13-2	Description
OFF (default)	Watchdog reset disabled
ON	Watchdog reset enabled

### 2.3.5 Two Rotary Switches

Two software readable four-bit rotary switches are installed on the board and are accessible via the front panel.


## 2.4 Serial I/O Channels

The CPU-30 R4 has three serial I/O channels available via 9-pin D-Sub connectors on the front panel. All channels will support RS-232, RS-422 and RS-485 interfaces via the FORCE hybrids FH-xxx. The default configuration is RS-232.

The following table shows the pinout of the serial I/O channels for RS-232.

Table 3 9-pin D-Sub Connector Pinout<sup>1)</sup> (RS-232)

Pin	Signal	Direction	Description
1	DCD	in	Data Channel Detector
2	RxD	in	Receive Data
3	TxD	out	Transmit Data
4	DTR	out	Data Terminal Ready
5	GND	-	Signal Ground
6	DSR	in	Data Set Ready
7	RTS	out	Request to Send
8	CTS	in	Clear to Send
9	GND*	-	Signal Ground



1. Default terminal port setup: 9600 Baud, 8 data bits, 1 stop bit, no parity.

---

**Note:** \*With FH-002, this signal is provided by the hybrid being used. The signal DTR is always driven active and the signal DSR is always read active by software. The RS-232 interface on your current CPU-30 revision 4.x board is fully compatible to the RS-232 interface on the earlier CPU-30 revision 3.2 board. However, the default jumper settings prescribed for the earlier board must be used to obtain this functionality.

---

## 2.5 AUI-Ethernet


The AUI-Ethernet Interface is available on the front panel via a 15-pin D-Sub connector.

The unique Ethernet address is displayed by the banner when entering the FGA Boot debugger. FGA Boot also provides a utility function to get the CPU board's Ethernet address: "#40 (0x28) Get Ethernet Number".

The following table shows the pinout of the AUI-Ethernet connector

**Table 4**                      **15-pin AUI-Ethernet Connector**

Pin	Description
1	GND
2	Collision Detect+
3	Transmit Data+
4	GND
5	Receive Data+
6	GND
7	Not connected
8	GND
9	Collision Detect-
10	Transmit Data-
11	GND
12	Receive Data-
13	+12V
14	GND
15	Not connected



## 2.6 SCSI

The MB87033/34 provides an 8-bit single-ended SCSI interface. It is routed to the VMEbus P2 connector.

The termination is switch selectable and "TERMPWR" is supported. The following switches control the SCSI termination.

SW7-3	Description
OFF (de-fault)	SCSI active termination enabled
ON	SCSI active termination disabled

---

**Note:** TERMPWR is always supplied; if termination power is supplied externally by a source other than the VME connector, the active termination is still maintained, although the VME may not be powered.

---

## 2.7 Parallel I/O (Option)

The parallel I/O signals are only available with the optional 5-row VMEbus P2 connector.

## 2.8 Connector Pinout for VMEbus P2

Table 5 Signal Assignment of the VME P2 Connector

PI N	Row Z (factory option)	Row A	Row C	Row D (factory option)
1	PIT2 A0	SCSI Data 0	FDC RPM (TxD Port 2)	NC
2	GND	SCSI Data 1	FDC HLO-AD (FDC EJECT) (RxD Port 2)	NC
3	PIT2 A1	SCSI Data 2	FDC DSEL2	TxD Port 1
4	GND	SCSI Data 3	FDC INDEX	RxD Port 1
5	PIT2 A2	SCSI Data 4	FDC DSEL1	RTS Port 1
6	GND	SCSI Data 5	FDC DSEL2	CTS Port 1
7	PIT2 A3	SCSI Data 6	FDC DSEL1	DTR Port 1
8	GND	SCSI Data 7	FDC MOTOR	DCD Port 1
9	PIT2 A4	SCSI DP	FDC DIREC	GND Port 1
10	GND	GND	FDC STEPX	TxD Port 2
11	PIT2 A5	GND	FDC WDATA	RxD Port 2
12	GND	GND	FDC WGATE	RTS Port 2
13	PIT2 A6	TERMPWR	FDC TRK00	CTS Port 2
14	GND	GND	FDC WPROT	DTR Port 2
15	PIT2 A7	GND	FDC RDATA	DCD Port 2
16	GND	SCSI ATN	FDC SDSEL	GND Port 2
17	PIT2 H1	GND	FDC RDY	TxD Port 3
18	GND	SCSI BSY	(RTS Port 2)	RxD Port 3

Table 5 Signal Assignment of the VME P2 Connector (Continued)

PI N	Row Z (factory option)	Row A	Row C	Row D (factory option)
19	PIT2 H2	SCSI ACK	GND	RTS Port 3
20	GND	SCSI RST	GND	CTS Port 3
21	PIT2 H3	SCSI MSG	(CTS Port 2)	DTR Port 3
22	GND	SCSI SEL	GND	DCD Port 3
23	PIT2 H4	SCSI CD	GND	GND Port 3
24	GND	SCSI REQ	(TxD Port 3)	DSR Port 1
25	PIT1 H1	SCSI IO	(RxD Port 3)	DSR Port 2
26	GND	(RTS Port 1)	(RTS Port 3)	DSR Port 3
27	PIT1 H2	GND	(CTS Port 3)	PIT1 C0
28	GND	(CTS Port 1)	(TxD Port 1)	PIT1 C1
29	PIT1 H3	DSR Port 4	DCD Port 4 (RxD Port 1)	PIT1 C4
30	GND	RTS Port 4	RxD Port 4	PIT1 C7
31	PIT1 H4	CTS Port 4	TxD Port 4	NC
32	GND	GND Port 4	DTR Port 4	NC

**Note:** The signals marked in parenthesis are only available with the use of FH-002 hybrids, which are available at Force Computers.

## 2.9 Introduction to VMEPROM Firmware

The VMEPROM firmware is a full multitasking multiuser real-time system. It is stored in the on-board System Flash Memory and provides the following functionality:

- Configuration of the board
- Starting an application
- Application hooks
- Shell with over 80 commands
- Programming of Boot Flash devices

### 2.9.1 Booting up VMEPROM

To start VMEPROM, the rotary switches must both be set to 'F'.

**Table 6 Rotary Switches**

MODE 1	F
MODE 2	F

The different functions of the rotary switches are described in detail in the VMEPROM section of the *SYS68K/CPU-30 R4 Technical Reference Manual*.

#### Correct Operation

To test the correct operation of the CPU board, the following command must be typed in:

```
# SELFTEST <CR>
```

The selftest command tests some I/O devices, the main memory and the system timer tick interrupt. Depending on the size of the main memory, it may last a different amount of time (count about one minute per megabyte).

After all tests are done, the following message will appear on the terminal screen:

```
VMEPROM Hardware Selftest
-----
I/O test ..... passed
Memory test .... passed
Clock test ..... passed
```

## 2.10 The SYS68K/IOBP-1

Force Computers offers an IOBP-1 back panel for easy connection of I/O signals through the VMEbus P2 connector. This board can be plugged into the VMEbus P2 connector of a VMEbus board which carries the SCSI, FDC, and serial I/O signals on the VMEbus P2. It contains a SCSIbus connector (P2), a floppy disk interface connector (P3), and a serial I/O connector (P5). All VMEbus P2 connector row A and C pins are routed



to the 64-pin male connector (P4). The pinout of these connectors is shown in the following table.

**Table 7**                      **SYS68K/IOBP-1 Pin Assignment**

PIN No.	PIN No.	Row A		Row B	Row C	
		IOBP -1 P1	VME bus P2	Signal Mnemonic	Signal Mnemonic	Signal Mnemonic
32	1	DB 0	SC SI	-		
31	2	DB 1	SC SI	GND		
30	3	DB 2	SC SI	-	Drive Select 4 (2)	FD C
29	4	DB 3	SC SI	-	Index	FD C
28	5	DB 4	SC SI	-	Drive Select 1	FD C
27	6	DB 5	SC SI	-	Drive Select 2	FD C
26	7	DB 6	SC SI	-	Drive Select 3 (1)	FD C
25	8	DB 7	SC SI	-	Motor On	FD C
24	9	DB P	SC SI	-	Direction In	FD C
23	10	GND		-	Step	FD C
22	11	GND		-	Write Data	FD C
21	12	GND		GND	Write Gate	FD C
20	13	TERMP-WR	SC SI	-	Track 000	FD C
19	14	GND		-	Write Protect	FD C
18	15	GND		-	Read Data	FD C

**Table 7**                      **SYS68K/IOBP-1 Pin Assignment (Continued)**

<b>PIN No.</b>	<b>PIN No.</b>					
<b>IOBP -1</b>	<b>VME bus</b>	<b>Row A</b>		<b>Row B</b>	<b>Row C</b>	
<b>P1</b>	<b>P2</b>	<b>Signal Mnemonic</b>		<b>Signal Mnemonic</b>	<b>Signal Mnemonic</b>	
17	16	ATN	SC SI	-	Side Select	FD C
16	17	GND		-	FDC READY	FD C
15	18	BSY	SC SI	-		
14	19	ACK	SC SI	-	GND	
13	20	RST	SC SI	-	GND	
12	21	MSG	SC SI	-		
11	22	SEL	SC SI	GND	GND	
10	23	C/D	SC SI	-	GND	
9	24	REQ	SC SI	-		
8	25	I/O	SC SI	-		
7	26			-		
6	27	GND		-	Reserved	
5	28			-	Reserved	
4	29	DSR	SE R	-	DCD	SE R
3	30	RTS	SE R	-	RXD	SE R
2	31	CTS	SE R	GND	TXD	SE R
1	32	GND	SE R	-	DTR	SE R

204023 7 - 0 November 1989

### 3 History of Manual Publication

Below is a description of the publication history of this *SYS68K/CPU-30 R4 Installation Guide*.

**Table 8**                      **History of Manual**

<b>Edition No.</b>	<b>Description</b>	<b>Date</b>
1	First Print	February 1996
2	Description of switch SW11-3 in table 1 has been corrected	May 1996
3	Revised safety note	October 1996
4	“AUI-Ethernet” has been changed.	January 1997
5	Configuration of serial ports 1-4 for RS-232, 422 and 485 completed, location diagram and switch settings of SW12 in table 1 updated	January 1998
6.0	Section “Safety Notes” included	September 1999
7.0	Editorial changes	November 1999



# Product Error Report

PRODUCT:	SERIAL NO.:
DATE OF PURCHASE:	ORIGINATOR:
COMPANY:	POINT OF CONTACT:
TEL.:	EXT.:
ADDRESS: _____ _____ _____	
PRESENT DATE:	
AFFECTED PRODUCT: <input type="checkbox"/> HARDWARE <input type="checkbox"/> SOFTWARE <input type="checkbox"/> SYSTEMS	AFFECTED DOCUMENTATION: <input type="checkbox"/> HARDWARE <input type="checkbox"/> SOFTWARE <input type="checkbox"/> SYSTEMS
ERROR DESCRIPTION: _____ _____ _____ _____ _____ _____ _____ _____ _____ _____ _____	
<b>THIS AREA TO BE COMPLETED BY FORCE COMPUTERS:</b> DATE: PR#: RESPONSIBLE DEPT.: <input type="checkbox"/> MARKETING <input type="checkbox"/> PRODUCTION <input type="checkbox"/> ENGINEERING <input type="checkbox"/> BOARD <input type="checkbox"/> SYSTEMS	

Send this report to the nearest Force Computers headquarter listed on the back of the title page.

