

Digital Technology GLD-VXI/B

MIL-STD-1553 Interface Module



In Stock

Used and in Excellent Condition

Open Web Page

<https://www.artisanng.com/73763-1>

All trademarks, brandnames, and brands appearing herein are the property of their respective owners.



Your **definitive** source
for quality pre-owned
equipment.

Artisan Technology Group

(217) 352-9330 | sales@artisanng.com | artisanng.com

- Critical and expedited services
- In stock / Ready-to-ship

- We buy your excess, underutilized, and idle equipment
- Full-service, independent repair center

Artisan Scientific Corporation dba Artisan Technology Group is not an affiliate, representative, or authorized distributor for any manufacturer listed herein.

GLD-VXI

User Manual

Document No. T-T-MU-GLXXX###-A-0-A1

FOREWORD

The information in this document has been carefully checked and is believed to be accurate; however, no responsibility is assumed for inaccuracies. SYSTRAN reserves the right to make changes without notice.

SYSTRAN makes no warranty of any kind with regard to this printed material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose.

©Copyright 1998 SYSTRAN Corporation. All Rights Reserved.

Xilinx: Bit-stream © 1998, SYSTRAN Corp., All Rights Reserved. The bit-stream programs contained in this product are proprietary to SYSTRAN Corp. And copying or other use of the bit-stream programs, except as expressly authorized by SYSTRAN Corp., is expressly prohibited.

Revised: October 13, 1998

Systran Corporation
4126 Linden Avenue
Dayton, Ohio 45432-3068 USA
(937) 252-5601
Fax: (937) 258-2729

FCC

This product is intended for use in industrial, laboratory or military environments. This product uses and emits electromagnetic radiation which may interfere with other radio and communication devices. The user may be in violation of FCC regulations if this device is used in other than the intended market environments.

CE

Please note: As a component part of another system, this product has no intrinsic function and is therefore not subject to the European Union CE EMC directive 89/336/EEC.

TABLE OF CONTENTS

1.0 INTRODUCTION.....	1-1
1.1 Overview.....	1-1
1.2 User Manual.....	1-1
1.3 Single/Dual Channel Configuration.....	1-1
1.4 Modes of Operation	1-1
1.4.1 Multiple Remote Terminal Mode	1-1
1.4.2 Bus Controller Mode	1-2
1.4.3 Chronological Monitor Mode	1-2
1.4.4 Error Detection	1-2
1.5 Discrete RS-422 Signals	1-2
1.6 Separate Elapsed Timers.....	1-3
1.7 Memory.....	1-3
1.7.1 Onboard Dual-Port RAM.....	1-3
1.7.2 Board Configuration	1-3
1.8 Registers.....	1-4
1.9 Interrupt Handling.....	1-4
1.10 Technical Support	1-4
1.11 Ordering Process	1-4
2.0 GETTING STARTED.....	2-1
2.1 Unpack and Inspect the Board	2-1
2.2 Set the Hardware Switches.....	2-1
2.3 Locate the Fail-safe Timer Jumpers.....	2-2
2.4 Locate the Connectors.....	2-2
2.5 Install the Board In The Host	2-6
2.6 Connect Direct or Transformer Coupling	2-6
2.7 Using the RS-422 Port Option	2-8
2.7.1 RS-422 Port Option (Front Panel)	2-9
2.8 Software Installation, Configuration and Operation	2-9
3.0 BUS CONTROLLER MODE	3-1
3.1 Overview.....	3-1
3.2 BC Features.....	3-1
3.2.1 Timers.....	3-1
3.2.2 Discrete Output Signals	3-1
3.2.3 Interrupts.....	3-2
3.2.4 Error Response.....	3-2
3.2.5 Protocol Errors and Status Exceptions.....	3-2
3.3 Buslist Instructions.....	3-3
3.3.1 Types of Buslist Instruction Blocks.....	3-3
3.3.2 Bit Ordering.....	3-3
3.3.3 NO-OP (Instruction 00 hex).....	3-4
3.3.4 JUMP (Instruction 01 hex).....	3-5
3.3.5 HALT (Instruction 02 hex)	3-8
3.3.6 MODE CODE (Instruction 03 hex)	3-9
3.3.7 BC-to-RT Transfer(Instruction 04 hex)	3-11
3.3.8 RT-to-BC Transfer (Instruction 05 hex)	3-13
3.3.9 RT-to-RT Transfer (Instruction 06 hex).....	3-15
3.3.10 HALT UNTIL DELAY (Instruction 07 hex).....	3-17
3.3.11 RESET STACK (Instruction 08 hex).....	3-19
3.3.12 INTERMESSAGE DELAY (Instruction 09 hex)	3-20

3.3.13 PAUSE (Instruction 0A <i>hex</i>)	3-21
3.4 Message Block Structure	3-22
3.4.1 Message Buffer Link Word	3-22
3.5 BC Mode Code Data Block	3-25
3.6 Error Injection.....	3-25
3.6.1 Error Control Word.....	3-26
3.6.2 Error Codes.....	3-26
3.7 BC Start Trigger.....	3-30
4. 0 MULTIPLE REMOTE TERMINAL MODE.....	4-1
4.1 Overview.....	4-1
4.2 Status Block	4-1
4.2.1 Addressing the Status Block.....	4-5
4.3 Subaddress Response Word Pairs	4-5
4.4 Error Injection.....	4-5
4.5 Extracting Address from the Command Word.....	4-5
4.6 Message Buffers.....	4-8
4.6.1 Message Buffer Link Word	4-8
4.6.2 Header Words.....	4-9
4.6.3 Data Words	4-10
4.7 RT MODE CODE Response Word Block	4-11
4.8 MODE CODE Response Word.....	4-12
4.9 Description of MODE CODE Microcode Operations.....	4-13
4.10 Interrupts	4-19
5. 0 CHRONOLOGICAL MONITOR MODE	5-1
5.1 Overview.....	5-1
5.2 Data Capturing Methods	5-1
5.2.1 Record All.....	5-1
5.2.2 Filter.....	5-1
5.3 Monitoring 1553A Devices.....	5-1
5.4 Chronological-Monitor Elapsed Timer (ELT)	5-2
5.5 Monitor Block.....	5-2
5.6 Monitor Buffer	5-3
5.6.1 Monitor Buffer Link Word	5-3
5.6.2 Header Word.....	5-4
5.7 Message Record	5-5
5.7.1 Split Message Records (Rev. D Microcode or Earlier).....	5-7
5.8 Buffer Switching (Rev. D Microcode or Earlier).....	5-8
5.9 Buffer Switching (Revision E Microcode or Later).....	5-9
5.9.1 Monitor Buffer Size (Revision E.5 or Later)	5-9
6. 0 INTERRUPTS.....	6-1
6.1 Overview.....	6-1
6.2 Interrupt Packet.....	6-2
6.3 Algorithm for Interrupt Processing	6-6
7. 0 REGISTERS.....	7-1
7.1 Overview.....	7-1
7.2 Configuration Registers	7-1
7.2.1 ID Register 00 <i>hex</i> , 20 <i>hex</i>	7-3
7.2.2 Device Type Register 01 <i>hex</i> , 21 <i>hex</i>	7-3
7.2.3 Status/Control Register 02 <i>hex</i> , 22 <i>hex</i>	7-4
7.2.4 Memory Base Register 03 <i>hex</i> , 23 <i>hex</i>	7-5
7.2.5 Interrupt Level Register 05 <i>hex</i> , 25 <i>hex</i>	7-5
7.2.6 Interrupt Vector Register 07 <i>hex</i> , 27 <i>hex</i>	7-6
7.3 Real-Time Control Registers.....	7-6
7.3.1 Alignment Register 1400 <i>hex</i>	7-7

7.3.2 Board Type Register 1401 <i>hex</i>	7-7
7.3.3 Firmware Version Register 1402 <i>hex</i>	7-7
7.3.4 Master Control Register 1403 <i>hex</i>	7-7
7.3.5 Register Control Register 1404 <i>hex</i>	7-7
7.3.6 Register Value Register 1405 <i>hex</i>	7-7
7.3.7 BCMRT Status 1406 <i>hex</i>	7-8
7.3.8 Monitor Status Register 1407 <i>hex</i>	7-9
7.3.9 Monitor Buffer Control Register 1408 <i>hex</i>	7-9
7.3.10 Interrupt Queue Control Register 1409 <i>hex</i>	7-9
7.3.11 ELT HIWD Register 140A <i>hex</i>	7-9
7.3.12 ELT LOWD Register 140B <i>hex</i>	7-9
7.3.13 Broadcast Enable Registers (140C <i>hex</i> , 140F <i>hex</i>)	7-10
7.3.14 Shutdown Enable Registers (140D <i>hex</i> , 1410 <i>hex</i>).....	7-11
7.3.15 BC Trigger Status Register 1413 <i>hex</i>	7-12
7.3.16 Threshold Register 1414 <i>hex</i>	7-12
7.3.17 Amplitude State Register 1415 <i>hex</i>	7-13
7.3.18 Relay State Register 1416 <i>hex</i>	7-13
7.3.19 ELT State Register 1417 <i>hex</i>	7-14
7.3.20 Current Buslist Instruction Address Register 1418 <i>hex</i>	7-14
7.3.21 BC Start Trigger Address Register 141A <i>hex</i>	7-14
7.4 Function Registers.....	7-15
7.4.1 Writing to the Function Registers	7-15
7.4.2 BC Control Register 10 <i>hex</i>	7-16
7.4.3 MRT Control Register 11 <i>hex</i>	7-16
7.4.4 Fail-safe Timer Register 12 <i>hex</i>	7-17
7.4.5 Gap Counter Control Register 13 <i>hex</i>	7-17
7.4.6 BC Error Control Register 14 <i>hex</i>	7-18
7.4.7 AND Register 15 <i>hex</i>	7-19
7.4.8 OR Register 16 <i>hex</i>	7-19
7.4.9 Elapsed Timer (ELT) Control Register 17 <i>hex</i>	7-20
7.4.10 Chronological Monitor Control Register 18 <i>hex</i>	7-21
7.4.11 Amplitude Register 19 <i>hex</i>	7-22
7.4.12 Relay Register 1A <i>hex</i>	7-23
7.4.13 Threshold Register 1B <i>hex</i>	7-24
7.4.14 Reset Register 1C <i>hex</i>	7-25
7.4.15 Memory Address Register 1D <i>hex</i>	7-25
7.4.16 Buslist Instruction Address Register 1E <i>hex</i>	7-25
7.4.17 BC Start Trigger Control Register 1F <i>hex</i>	7-26

APPENDIX A SPECIFICATIONS

A.1 Specifications	A-1
A.2 Board Dimensions	A-2

FIGURES

Figure 1-1	GLD-VXI Memory Map.....	1-3
Figure 2-1	GLD-VXI Rotary Switch Locations.....	2-1
Figure 2-2	I/O Address Rotary Switches 1, 2 and 3.....	2-1
Figure 2-3	Channel 1 and Channel 2 (Dual Channel Board Only) Connector Locations.....	2-2
Figure 2-4	GLD-VXI Jumpers, Dual Channel (B Size)	2-3
Figure 2-5	GLD-VXI Jumpers, Dual Channel (C Size)	2-4
Figure 2-6	Direct Coupled MIL-STD-1553A or B Protocol Bus	2-6
Figure 2-7	Transformer Coupled MIL-STD-1553A or B Protocol Bus	2-7
Figure 2-8	Connectors J4 and JB4 Orientation	2-8
Figure 3-1	NO-OP Structure (Instruction 00 hex)	3-4
Figure 3-2	JUMP (Instruction 01 hex).....	3-5
Figure 3-3	JUMP Sublist Example.....	3-7
Figure 3-4	HALT (Instruction 02 hex)	3-8
Figure 3-5	MODE CODE (Instruction 03 hex)	3-9
Figure 3-6	BC-TO-RT TRANSFER (Instruction 04 hex)	3-11
Figure 3-7	RT-TO-BC TRANSFER (Instruction 05 hex)	3-13
Figure 3-8	RT-TO-RT TRANSFER (Instruction 06 hex)	3-15
Figure 3-9	HALT UNTIL DELAY (Instruction 07 hex).....	3-17
Figure 3-10	RESET STACK (Instruction 08 hex).....	3-19
Figure 3-11	INTERMESSAGE DELAY (Instruction 09 hex)	3-20
Figure 3-12	PAUSE (Instruction 0A hex)	3-21
Figure 3-13	SC/DC Message Block	3-22
Figure 3-14	Message Buffer.....	3-22
Figure 3-15	Message Buffer Link Words.....	3-22
Figure 3-16	Header Word 1.....	3-23
Figure 3-17	Header Word 2.....	3-24
Figure 3-18	BC MODE CODE Data Block	3-25
Figure 3-19	Error Control Word	3-26
Figure 3-20	Sample Gap Injection of 5.5 Microseconds	3-29
Figure 4-1	RT Status Block.....	4-1
Figure 4-2	Subaddress Response Word Pair	4-6
Figure 4-3	Message Block.....	4-7
Figure 4-4	Message Buffer.....	4-7
Figure 4-5	Message Buffer Link Words.....	4-8
Figure 4-6	Header Word 1.....	4-9
Figure 4-7	Header Word 2.....	4-10
Figure 4-8	MODE CODE Response Block.....	4-11
Figure 4-9	MODE CODE Response Word	4-12
Figure 5-1	Monitor Block.....	5-2
Figure 5-2	Monitor Buffer.....	5-3
Figure 5-3	Monitor Buffer Link Word	5-3
Figure 5-4	Header Word.....	5-4
Figure 5-5	Message Record Format	5-5
Figure 5-6	Tag Word.....	5-6
Figure 5-7	Split Message Record	5-7
Figure 5-8	Message Record Storage With Buffer Switch Alignment	5-8
Figure 5-9	Rev.E Microcode Buffer-Switch Mechanism.....	5-10
Figure 6-1	Trailer Word	6-4
Figure 7-1	Types of Register Controls	7-1
Figure 7-2	ID Register.....	7-3
Figure 7-3	Device Type Register	7-3
Figure 7-4	Status/Control Register	7-4

Figure 7-5 Interrupt Level Register	7-5
Figure 7-6 BCMRT Status Real-Time Register	7-8
Figure 7-7 RT 0-15 Broadcast Enable Register 140C hex	7-10
Figure 7-8 RT 16-31 Broadcast Enable Register 140F hex	7-10
Figure 7-9 RT 0-15 Shutdown Enable Register 140D hex	7-11
Figure 7-10 RT 16-31 Shutdown Enable Register 1410 hex	7-11
Figure 7-11 BC Trigger Status Register 1413 hex	7-12
Figure 7-12 Threshold Register	7-12
Figure 7-13 Amplitude State Register	7-13
Figure 7-14 Relay State Register	7-13
Figure 7-15 ELT State Register	7-14
Figure 7-16 BC Error Control Register	7-18
Figure 7-17 Elapsed Timer (ELT) Control Register	7-20
Figure 7-18 Chronological Monitor Control Register	7-21
Figure 7-19 Amplitude Register	7-22
Figure 7-20 Relay Register	7-23
Figure 7-21 Threshold Register	7-24
Figure 7-22 BC Start Trigger Control Register	7-26
Figure A-1 GLD-VXI Dimensions	A-2

TABLES

Table 2-1 MIL-STD-1553 P2 Backplane Connections	2-5
Table 2-2 RS-422 Port Pin Assignments	2-8
Table 2-3 RS-422 Pinouts	2-9
Table 3-1 JUMP Types (Bits 8-11)	3-5
Table 3-2 Error Injection Codes	3-28
Table 3-3 Gap Count Field in Microseconds	3-29
Table 4-1 RT Status Block Words	4-2
Table 4-2 MIL-STD-1553B Non-Broadcast MODE CODE Microcode Operations (RT 0-30)	4-13
Table 4-3 MIL-STD-1553B Broadcast Mode Code Microcode Operations (RT=31)	4-16
Table 6-1 GLD-VXI Interrupts	6-1
Table 6-2 Interrupt Packet	6-2
Table 6-3 Bus Controller Interrupts	6-6
Table 7-1 Initialization Registers	7-2
Table 7-2 Real-Time Control Registers	7-6
Table 7-3 Function Registers	7-15
Table 7-4 Register 17 Values and Actions	7-20
Table 7-5 Relay Settings	7-23

1. 0 INTRODUCTION

1.1 Overview

The GLD-VXI provides a powerful and convenient interface between a host computer and a MIL-STD-1553 data bus. The GLD-VXI enables the host to simultaneously operate in real-time as a MIL-STD-1553A or B protocol Bus Controller (BC), Multiple Remote Terminal (MRT) and Chronological Monitor (CM). The GLD-VXI provides the host with complete access to data received or transmitted on the bus and the ability to detect bus errors.

The GLD-VXI utilizes a high-speed controller in conjunction with Dual-Port Random Access Memory (RAM) to provide a complete, intelligent emulation system. Using on-board data structures located in the Dual-Port RAM, the board is capable of sustaining operation on the bus without host intervention. In addition, the CM stores commands, status responses, gap times and time tags within the same buffer.

This manual contains information for both the “B” and “C” size boards.

1.2 User Manual

This manual describes the hardware product; its configuration, modes of operation, output signals, timers, memory, interrupts and registers. It describes how to unpack, set up, and install the hardware.

This information is intended for systems designers, engineers and Mil-Std-1553 network installation personnel. The reader requires an understanding of Mil-Std-1553 networking, hardware installation and operation.

1.3 Single/Dual Channel Configuration

The GLD-VXI is offered as either single (1A and 1B bus) or dual (2A and 2B buses) channel configuration. The dual-channel configuration provides all of the functionality of two single GLD-VXI boards and twice the amount of onboard dual-port RAM. Each channel contains 64 K Words of dual-port RAM and may be mapped to one area of memory or two different areas of memory.

1.4 Modes of Operation

The GLD-VXI is capable of operating in BC, MRT and CM modes simultaneously or independently. All MIL-STD-1553A or B protocol communication between emulated devices occurs over the 1553 bus, rather than through a local bus. The three operating modes provide extensive bus protocol error detection, such as parity error and no response.

1.4.1 Multiple Remote Terminal Mode

Using 64 K words of Dual-Port RAM, the GLD-VXI is able to receive, store and count approximately 1700 bus messages of 32 data words each. Bus messages are transmitted and received without host intervention. The RT is also capable of generating an interrupt

when a message buffer transmits or receives data and enabling specific subaddresses and mode codes. RT's can be programmed individually for 1553A or B protocol.

The GLD-VXI MRT mode is also capable of injecting the same errors as the Bus Controller mode. These errors are programmed at the subaddress level. An error can be injected once or continuously.

1.4.2 Bus Controller Mode

The BC provides the capability of defining, storing and executing comprehensive lists of bus instructions. The GLD-VXI efficiently addresses up to 32 RTs (31 RTs and one Broadcast RT, RT 31 in 1553B mode). The BC can generate and process any valid type of MIL-STD-1553A or B protocol message:

- BC-to-RT Transfer
- RT-to-BC Transfer
- RT-to-RT Transfer
- Mode Command Without Data Word
- Mode Command With Data Word (Transmit, 1553B mode only)
- Mode Command With Data Word (Receive, 1553B mode only)
- Broadcast commands (1553B mode only)

The GLD-VXI is also capable of injecting a variety of errors for each transmission on the MIL-STD-1553 bus. These errors are specified as a part of each buslist instruction and may be individually enabled or disabled. An error may be programmed to be injected once or continuously (each time a message is sent).

1.4.3 Chronological Monitor Mode

The CM captures all or selected traffic while simultaneously acting as a BC and/or one or more RTs. Data transfers may be filtered down to the subaddress and direction level. Mode commands can be selectively monitored down to individual mode codes.

1.4.4 Error Detection

The GLD-VXI is capable of detecting a variety of protocol and electrical errors. Errors detected in the Bus-Controller mode fall into one of three categories:

- protocol violation
- status exception
- no response

For details on how the Bus-Controller mode handles errors, see "Error Response" in Section 3.0 BUS CONTROLLER MODE. In the MRT mode, any protocol error will be noted in any interrupt packet and the RT will take appropriate response, per 1553A or 1553B protocol definition. In the Bus Monitor mode, errors detected include parity and high and low bit count. All other errors are grouped together and indicated in the Tag Word. See Section 5.0 CHRONOLOGICAL MONITOR MODE for details.

1.5 Discrete RS-422 Signals

The GLD-VXI is equipped with an RS-422 port. This port provides a Discrete Output Signal (DOS) with a duration of 2 μ s, which may be programmed to signal the start of any buslist instruction. The port also allows for input of an external elapsed timer (ELT)

clock and reset signal, as well as a start trigger for the bus controller mode. Refer to Section 2.0 GETTING STARTED for details on accessing these signals.

1.6 Separate Elapsed Timers

The GLD-VXI has two on-board 32-bit elapsed timers. One timer is used for bus controller intermessage timing while the other tracks absolute simulation time for the chronological monitor. Each timer has 1 μ s resolution.

1.7 Memory

Subsections 1.7.1 and 1.7.2 discuss onboard dual-port RAM as well as board configuration.

1.7.1 Onboard Dual-Port RAM

The GLD-VXI Dual-Port RAM allow host access to share data and structures without 1553 process interference. Application programs can use the Dual-Port RAM for variables and data structures residing in the host's main memory. Storing all data and program structures in the Dual-Port RAM eliminates the need for continuous host bus support of MIL-STD-1553 activity.




Figure 1-1 GLD-VXI Memory Map

1.7.2 Board Configuration

Microcode must be uploaded to each channel prior to use of the board. An upload application is shipped with the user-selected software and is used to load the microcode for the onboard processor. After this has been successfully accomplished, the 1553 data structures must be defined. These structures configure the 1553 modes for simulation and/or monitor of your 1553 bus. The default for all modes is 1553B protocol.

The Dual-Port RAM contains the area required for data structure storage. The RAM is broken down into many different areas, including areas for RT configuration, subaddress configuration, MIL-STD-1553A or B protocol data buffers and CM buffers. With a dual-channel model, each channel must be treated as if there were two cards in the system. Each channel is fully independent, sharing only the host bus buffering chips.

1.8 Registers

Each channel of the GLD-VXI has three register spaces:

1. In I/O space, the Configuration Registers are for user I/O functions and must be mapped into the host I/O space.
2. In memory space, the Real-Time Control Registers provide the user with important information, such as operating mode status and control.
3. Function Registers, which are a subset of the Real-Time Control Registers, control certain board functions, like buslist execution.

For details, see Section 7.0 REGISTERS.

1.9 Interrupt Handling

An interrupt notifies the host that a specific condition (such as a Message buffer access, a BC instruction execution or a 1553 error) has occurred.

Because of interrupt latency and host processing speed, multiple interrupt events may be generated while the host is processing an interrupt. To preserve the integrity of all enabled events, the GLD-VXI continuously buffers interrupt events from within the Interrupt Queue. The interrupt queue can hold up to 36 14-word interrupt packets and resides at memory addresses 1200 to 13FF.

1.10 Technical Support

Technical documentation provided with the product discusses the technology, its performance characteristics, and some typical applications. It includes comprehensive support information, designed to answer any technical questions that might arise concerning the use of this product. SYSTRAN also publishes technical briefs and application notes that cover a wide assortment of topics. The applications selected are derived from real scenarios, but do not cover all possible circumstances.

Direct questions not satisfactorily answered by this document, or concerns about the functional-fit of this product for your particular application, or programming questions, to the factory at **(937) 252-5601**, or send an e-mail message to **support@systran.com** for additional assistance. Our goal is to help solve your problem.

1.11 Ordering Process

To learn more about SYSTRAN products or to place an order, the following contacts are available:

Phone: **(937) 252-5601**

E-mail address: **info@systran.com**

World Wide Web address: **<http://www.systran.com>**

2.0 GETTING STARTED

2.1 Unpack and Inspect the Board



NOTE: The hardware board is shipped in a protective anti-static bag. Do not remove the board from the anti-static package until properly grounded or damage to the board may occur.

Remove the board from the packing box and the protective bag. Place the hardware board on top of the protective bag or on an electrostatically-controlled work surface. If the board appears to be damaged, contact SYSTRAN immediately at

(937) 252-5601

2.2 Set the Hardware Switches

Three rotary switches, located to the right of center of the board faceplate, are used to set the channel I/O Address (Figure 2-1), which defines the Initialization Registers for each channel on the card. (See Section 7.0 REGISTERS, for more information.) Each channel requires 32 words of I/O.




Figure 2-1 GLD-VXI Rotary Switch Locations

Rotary Switches S1, S2 and S3 are factory-set at 1000 *hex* (Figure 2-2). The right-most (Least Significant Digit) is fixed at '0' (i.e. S1, S2, S3, 0). The GLD-VXI I/O Address ranges from 0000 *hex* through FFB0 *hex* bytes.




Figure 2-2 I/O Address Rotary Switches 1, 2 and 3



NOTE: For dual channel boards, channel 1 registers will exist at the switched address. Channel 2 registers will occupy a contiguous space at a word address of (switched address +10 *hex*) or a byte address of (switched address +20 *hex*).



NOTE: The I/O address must be set on an even 80 *hex* byte boundary.

To relate the physical I/O address to a logical device address, use the equation;

$$\text{I/O Address} = (\text{Logical Address Number}) \times 40 \text{ hex} + \text{C000 hex}$$

EXAMPLE

To select logical address 4 for the first channel, select:

$$4 \times 40 \text{ hex} + \text{C000 hex} = \text{C100 hex}$$

Then set the I/O Address switches:

$$\text{S1} = \text{C}, \text{S2} = 1, \text{S3} = 0$$

2.3 Locate the Fail-safe Timer Jumpers

Figures 2-4 and 2-5 indicate jumpers JP13 and JPB13 (on a dual-channel card) that control the transmit Fail-safe Timer. This timer allows an interrupt to be generated after 720 μs of continuous bus transmission. This interrupt also disables the transmitter from further use. The factory setting enables the timer. Installing jumpers JP13 and JPB13 (on a dual-channel card) disables the Fail-safe Timer.

2.4 Locate the Connectors

The GLD-VXI uses standard triax jacks to connect the channel to the 1553 bus (Figure 2-3). With the board horizontal, component side up, and the faceplate facing front, Channel 1 is the left set of jacks and Channel 2, if present, is the right set. Bus A is the left jack of each set.




Figure 2-3 Channel 1 and Channel 2 (Dual Channel Board Only) Connector Locations




Figure 2-5 GLD-VXI Jumpers, Dual Channel (C Size)

P2 Backplane Connections

The GLD-VXI is available with the optional P2 backplane 1553 bus connections. Backplane connections are a jumper selected option. Table 2-1 provides P2 connector wiring.

Table 2-1 MIL-STD-1553 P2 Backplane Connections

Channel 1	
Bus A+	P2 Pin A5
Bus A-	P2 Pin C5
Bus B+	P2 Pin A10
Bus B-	P2 Pin C10
Channel 2	
Bus A+	P2 Pin A6
Bus A-	P2 Pin C6
Bus B+	P2 Pin A9
Bus B-	P2 Pin C9

Shielded connections use the following P2 connector ground pins:

B2
B12
B22
B31

Jumpers JP3, JP4, JP7, and JP8 select front or back panel connection for Channel 1, and JP5, JP6, JP9, and JP10 select for Channel 2. For each jumper, shorting pins 1 and 2 select front panel connection, while shorting pins 2 and 3 select back panel connection. The GLD-VXI is jumpered at the factory for front-panel connection.



NOTE: It is important that all front or back-panel-jumper selections for each channel are the same.



NOTE: Although the 1553 signals may be wired to the P2 connector, the pins used may conflict with user-defined assignments. Take care to avoid signal conflict.

2.5 Install the Board In The Host



CAUTION: Ensure power is off before installing the GLD-VXI.

Wearing an anti-static wrist strap, position the board over an available slot in the host. Push down firmly on the board until it locks into place. Secure the front panel with a screw. Apply power to the board by turning on the system.

2.6 Connect Direct or Transformer Coupling

The GLD-VXI is connected to the MIL-STD-1553A or B protocol bus via direct or transformer coupling. Use direct coupling if the distance between the GLD-VXI and the MIL-STD-1553A or B protocol bus measures 12 inches or less (Figure 2-6).



NOTE: The Relay Function Register must be correctly set for direct or transformer coupling and optional internal termination. (See Section 7.0 REGISTERS.)




Figure 2-6 Direct Coupled MIL-STD-1553A or B Protocol Bus

Use transformer coupling if the distance between the GLD-VXI and the MIL-STD-1553A or B protocol bus exceeds 12 inches but not 20 feet (Figure 2-7).

Per MIL-STD-1553A or B protocol, if the distance between the board and the bus exceeds 20 feet data integrity may be compromised.




Figure 2-7 Transformer Coupled MIL-STD-1553A or B Protocol Bus



CAUTION: Regardless if the board is Direct or Transformer coupled, both 1553 buses (BUSA and BUSB) must always be terminated properly! Catastrophic failures may occur if the board is not properly terminated.

2.7 Using the RS-422 Port Option

The GLD-VXI comes equipped with an RS-422 port (J4, JB4). The 16-pin port is defined as follows:

Table 2-2 RS-422 Port Pin Assignments

Pin	Description
1	ELT RST + Elapsed Timer Reset
2	ELT RST - Elapsed Timer Reset
3	EXT ELT CLK + External Elapsed Timer Clock
4	EXT ELT CLK - External Elapsed Timer Clock
5	DOS + Discrete Output Signal
6	DOS - Discrete Output Signal
7	NC
8	NC
9	BCST + BC Start Trigger Input
10	BCST - BC Start Trigger Input
11	NC
12	NC
13	NC
14	NC
15	NC
16	NC



NOTE: Do not drive pins designated as having no connection (NC).

Connector J4 is used with Channel 1 and Connector JB4 is used with Channel 2 if the GLD-VXI board is equipped with two channels. The orientation of each connector (when viewed from the component side with the VMEbus interface away from you) is shown in Figure 2-8.




Figure 2-8 Connectors J4 and JB4 Orientation



NOTE:

The Discrete Output Signal is enabled by setting Bit 0 in Word 0 of any BC buslist instruction. See Section 3.0 for details.

The BC Start Trigger Input is used in conjunction with the BC Pause instruction. This signal allows you to control the execution of the buslist externally. See Section 3.0 for details.

The ELT CLK signal must not be faster than 1 μ s per cycle (1 MHz).

2.7.1 RS-422 Port Option (Front Panel)

The GLD-VXI (C-size card) comes equipped with an RS-422 port (J4X) that is fully accessible via the VXI front panel. The 25-pin header port is defined in Table 2-3.

Table 2-3 RS-422 Pinouts

Pin	Description	Channel
1	START BC+	1
2	START BC -	1
3	GROUND	N/A
4	NC	N/A
5	NC	N/A
6	DOS+	2
7	ELT CLK +	1
8	ELT CLK -	1
9	DOS -	2
10	ELT RST +	1
11	ELT RST -	1
12	NC	N/A
13	NC	N/A

Pin	Description	Channel
14	START BC+	2
15	START BC -	2
16	NC	N/A
17	NC	N/A
18	ELT CLK +	2
19	ELT CLK -	2
20	ELT RST +	2
21	ELT RST -	2
22	NC	N/A
23	NC	N/A
24	DOS +	1
25	DOS -	1

2.8 Software Installation, Configuration and Operation

Refer to the *GLD-VXI Interface Library and Diagnostic Manual* to perform the following procedures:

- Install software
- Upload the microcode
- Initialize the channel
- Program 1553 functions
- Run the channel

This page intentionally left blank

3.0 BUS CONTROLLER MODE

3.1 Overview

The GLD-VXI can be programmed to operate in the BC mode to emulate all message types defined by MIL-STD-1553A or B. Any series of commands, either valid or invalid, can be sequenced as needed. A sequence of commands that the BC mode executes is called a buslist. Multiple buslists may be constructed and called up by the host in real-time.

The BC mode operates by executing a series of buslist instructions contained in the Dual-Port RAM. The instructions include those allowing generation of all MIL-STD-1553 message types, as well as NO-OP, HALT and JUMP instructions for framing of messages. The BC mode can operate simultaneously with the MRT and CM modes.

3.2 BC Features

3.2.1 Timers

The GLD-VXI has two timers—The BC Delay Timer and the Chronological Monitor's Elapsed Timer (ELT). See Section 5.0 CHRONOLOGICAL MONITOR MODE for a description of the Elapsed Timer.

BC-DELAY TIMER

This timer is used to control the major and minor frame timing of buslists. It is a 32-bit timer with one-microsecond resolution. It starts upon execution of the first bus instruction in the buslist.



Frame Timing - The amount of time that passes between the time the BC mode starts (by writing to the BC Control Register) and the actual execution of the first instruction varies, depending on the instruction. For best frame-timing accuracy when introducing a delay in the buslist, reset the BC Delay Timer (by setting the appropriate bit in the last bus instruction) and then delay n microseconds using the Delay BC instruction in the Interface Library.

3.2.2 Discrete Output Signals

The BC mode allows interaction with two discrete RS-422 signals:

- The Discrete Output Signal: This signal can be enabled on any bus instruction by setting bit 0 of the bus instruction to '1'. This signal is active for 2 ms and occurs before the command is placed out on the 1553 bus.
- BC Start Trigger: The board allows an external RS-422 pulse to trigger the execution of the buslist. This signal can work in conjunction with the PAUSE instruction.

If the Discrete Out Signal Bit and the Delay Timer Reset Bit are both set for a buslist instruction, the GLD-VXI generates the Discrete Out Signal prior to the Delay-Timer Reset.

3.2.3 Interrupts

In BC mode, hardware interrupts may be posted to the host when certain event interrupts occur. (See section 6.0 INTERRUPTS for details.) All interrupts may be selectively enabled or disabled under control of the applications software, except for a BC HALT. HALT interrupts are always enabled whether it is a buslist instruction or an asynchronous halt (BC Control Register write of 0000 *hex*).

The NO-OP instruction can be used as a placeholder instruction. It can be inserted or removed to change the buslist without re-structuring the entire sequence. The NO-OP instruction also provides an option that posts an interrupt to the host before proceeding to the next instruction. The NO-OP instruction takes approximately 4 μ s to execute. Adding interrupt, ELT reset and Discrete Out signaling will increase this time.

3.2.4 Error Response

In actual 1553 applications, specific transmitting or receiving errors indicate problems. As in the case of the BC, each data-transfer command or mode code can be programmed to take a specific action if a protocol error is detected on the 1553 bus. The available actions include:

- No Retry
- Retry Once on the Same Bus
- Retry Once on the Opposite Bus
- Retry Once on the Same Bus (If unsuccessful, retry once on the opposite bus.)

In the action “Retry Once on the Opposite Bus,” the instruction may specify that if the retry on the opposite bus is successful, the primary bus should be switched to the opposite bus.

3.2.5 Protocol Errors and Status Exceptions

MIL-STD-1553A or B Protocol errors are detected when RTs do not respond or respond with a message error bit set in the status word. Protocol errors include:

- No Response (the RT does not respond)
- Manchester or parity error occurs in RT transmission
- The RT address field of the RT's status word does not match the RT address field of the command word

Status exceptions are detected when a bit other than the address field is set in the RT's status word.



NOTE: The GLD-VXI cannot simulate or handle the superseding valid command function in BC mode.

3.3 Buslist Instructions

Any number of buslists can be defined within the Dual-Port RAM. The GLD-VXI execute these lists once the starting address is written to the BC Control Register. A buslist can be defined for each simulation allowing minimal host intervention during real-time simulation. A HALT instruction terminates the buslist. During simulation, the GLD-VXI update BC data in the Dual-Port RAM, continue execution of the appropriate buslist instructions, and ensure 1553 bus traffic conforms to MIL-STD-1553A or B specifications.

When the emulated BC is commanded to start, it reads instructions from a buslist and executes them sequentially until the BC encounters a HALT or JUMP instruction. If the BC is programmed to stop on errors, it will halt when it encounters an error condition.

A buslist instruction block is made up of four 16-bit words. Bits 12-15 of Word Zero of an instruction block identify the instruction type (0-A *hex*).

The Discrete Out Signal (DOS) may be generated by the BC to signal the start of the desired command. This signal is enabled or disabled by Bit 0 of Word Zero of each buslist instruction block. The signal is active for two microseconds and occurs before the command is placed out on the 1553 bus.

3.3.1 Types of Buslist Instruction Blocks

The following buslist instruction blocks are assigned a *hexadecimal* number:

#	Buslist Instruction Block
0 <i>hex</i>	NO-OP
1 <i>hex</i>	JUMP
2 <i>hex</i>	HALT
3 <i>hex</i>	MODE CODE
4 <i>hex</i>	BC-TO-RT TRANSFER
5 <i>hex</i>	RT-TO-BC TRANSFER
6 <i>hex</i>	RT-TO-RT TRANSFER
7 <i>hex</i>	HALT UNTIL DELAY
8 <i>hex</i>	RESET STACK
9 <i>hex</i>	INTERMESSAGE DELAY
A <i>hex</i>	PAUSE
B-F <i>hex</i>	Reserved

Other parameters in a buslist instruction block depend on the block type. Buslist instruction blocks are stored in memory locations from 1440 *hex* - FFFF *hex*.

3.3.2 Bit Ordering

Bit 15 is the most significant bit and bit 0 is the least significant bit.

3.3.3 NO-OP (Instruction 00 hex)

The NO-OP instruction can be used as a place-holder instruction. It can be inserted or removed to change the buslist without re-structuring the entire sequence. The BC proceeds to the next buslist instruction block in approximately four microseconds. Adding interrupt, Delay Timer reset and Discrete Out signaling will increase this time. If the NO-OP Interrupt Enable Bit (Bit 11) is set to 1, the BC posts a NO-OP Interrupt before proceeding to the next buslist instruction block. (Figure 3-1).




Figure 3-1 NO-OP Structure (Instruction 00 hex)

Word Zero

Bits 15-12	Instruction Type (00 hex)
Bit 11	NO-OP Interrupt Enable
Bits 10-2	Reserved
Bit 1	Delay Timer Reset
Bit 0	Discrete Out Signal

Words One, Two and Three

All 16 bits of Words One, Two and Three are reserved.

3.3.4 JUMP (Instruction 01 hex)

The JUMP instruction is a branch instruction that can interrupt the sequential execution of buslist instructions (Figure 3-2). Bits 11-8 of buslist Instruction 01 hex determine the type of JUMP instruction (Table 3-1). Three types of JUMP instructions and a RETURN instruction allow host-independent real-time RT polling.




Figure 3-2 JUMP (Instruction 01 hex)

Table 3-1 JUMP Types (Bits 8-11)

Bits	JUMP Types
0000	Jump Always
0001	Conditional Jump to Sublist on Status Mask
0010	Conditional Jump to Sublist on Protocol Error
0011	Return From Sublist
0100	Unconditional Jump Sublist

JUMP instructions contain the jump address (Bits 15 through 0 of Word One) that locates the memory address of the next buslist instruction to execute.

When a JUMP sublist is executed, the address of the instruction is stored in a stack of up to four JUMP addresses. If this JUMP address stack overflows, the BC generates a Stack Overflow Interrupt. A software or hardware reset automatically resets the jump address

stack pointer. The return from sublist instruction will pop the address from the top of the stack.

Word Zero

Bits 15-12	Instruction Type (01 <i>hex</i>)
Bits 11-8	JUMP Type Defines the type of jump that the BC executes.
Bits 7-3	Reserved
Bit 2	Event Interrupt
Bit 1	Delay Timer Reset
Bit 0	Discrete Out Signal

Word One

Bits 15-0	JUMP Address The Memory Address of the next buslist instruction to execute.
-----------	--

Word Two

Bits 15-0	Receive Status Mask The JUMP to sublist on status mask instruction logically ANDs the Receive status response received from the MIL-STD-1553A or B bus with this word. If the result is non-zero the BC pushes the next instruction address on the stack then jumps to the buslist instruction at the location specified in Word One. If the result is zero the BC proceeds to the instruction following the JUMP.
-----------	---

Word Three

Bits 15-0	Transmit Status Mask Same as Word Two (except that the status response received from the MIL-STD-1553A or B bus is a Transmit Status Word).
-----------	--

JUMP ALWAYS (0000)

This branch instruction always causes the buslist instruction block pointer to point to the next desired buslist instruction (as defined in Word One of the buslist instruction block). No entry is added to the jump address stack upon execution of this instruction.

CONDITIONAL JUMP TO SUBLIST ON STATUS MASK (0001)

The user can have the BC compare a mask to the Transmit or Receive Status (or both in RT-to-RT transfer). By ANDing bits in the corresponding Status Mask with the RT Status, the BC can determine if a jump will occur. A jump occurs only if a non-zero value is returned after the AND condition.

EXAMPLE

RT Status Response	1400
Status Mask	07FF
Result of AND	0400

Since the result of AND is non-zero, JUMP to Sublist occurs.

CONDITIONAL JUMP TO SUBLIST ON PROTOCOL ERROR (0010)

This instruction causes the BC to jump to a sublist of buslist instructions, if a protocol error is detected in the previous MIL-STD-1553A or B transfer. The following errors result in a conditional jump:

- No Response from an RT. A Broadcast Message is excluded since no response is correct.
- Wrong RT Address from Responding RT
- Manchester Error on Status or Data from a Responding RT

RETURN FROM SUBLIST (0011)

This instruction causes the BC to remove the last address placed on the JUMP address stack and jump to the buslist instruction at that address.



NOTE: A return execution from an empty jump stack will result in unpredictable buslist sequence.

UNCONDITIONAL JUMP SUBLIST (0100)

This instruction is similar to a jump-always but places a return address on the stack before executing the jump. The instruction then continues executing the buslist at the memory address contained in the instruction. (Figure 3-3).




Figure 3-3 JUMP Sublist Example

3.3.5 HALT (Instruction 02 *hex*)

This instruction terminates a buslist and generates an interrupt. The interrupt cannot be disabled and will always serve as confirmation of the buslist completion.




Figure 3-4 HALT (Instruction 02 *hex*)

Word Zero

Bits 15-12	Instruction Type (02 <i>hex</i>)
Bits 11-2	Reserved
Bit 1	Delay Timer Reset
Bit 0	Discrete Out Signal

Words One through Three

All 16 bits on Words One through Three are reserved.

3.3.6 MODE CODE (Instruction 03 hex)

This instruction causes the BC to generate a MODE CODE Command on the 1553 bus and is composed of the following words (Figure 3-5).




Figure 3-5 MODE CODE (Instruction 03 hex)

Word Zero - Control Word

Bits 15-12	Instruction Type (03 hex)
Bit 11	Current Bus
Bit 10	Automatic Retry on Current Bus
Bit 9	Automatic Retry on Opposite Bus
Bit 8	Modify Current Bus
Bits 7-5	Reserved
Bit 4	1553A/B Response Time-out - 0 = 1553B (14 μ sec) 1 = 1553A (9 μ sec)
Bit 3	RT31 Broadcast Disable - must be set for 1553A instructions
Bit 2	Reserved. This bit must be set to '0' or an interrupt-on-instruction will occur.

Bit 1	Delay Timer Reset If set to '1', the GLD-VXI resets the onboard Delay Timer to '0' prior to executing this command block.
Bit 0	Discrete Out Signal If set to '1', the GLD-VXI generates a signal to the RS-422 connector prior to executing this command block. The length of this signal is two microseconds.



NOTE: If Automatic Retry on current bus (Bit 10) and Opposite Bus (Bit 9) are both set, the GLD-VXI retries on the current bus before attempting a retry on the opposite bus.

If using error injection, see the Error Injection Codes (Table 3-2).

Word One - Error Control Pointer

Bits 15-13	Reserved
Bit 12	Error Injection Enabled If set to '1', the GLD-VXI injects the error pointed to by the Error Index.
Bits 11 & 10	Reserved
Bits 9-0	Error Index Specifies the error index to be added to the starting address of the Error Table, 1440 <i>hex</i> .

Word Two - 1553 Command Word

Bits 15-11	Remote Terminal (0-31)
Bit 10	Transmit or Receive 1=Transmit 0=Receive
Bits 9-5	Mode Subaddress (0 or 31)
Bits 4-0	MODE CODE MIL-STD-1553A or B MODE CODE as <i>hexadecimal</i> value

Word Three - Interpretation Word

Bits 15-13	MODE CODE Type 0=Reserved 1=No Data Word 2=BC Sends Data 3=BC Receives Data 4-7=Reserved
Bit 12	MODE CODE Interrupt When set, an interrupt is generated after the buslist instruction is executed.
Bits 11-8	Reserved
Bits 7-4	Offset Into BC Mode Code Data Block (0-F <i>hex</i>) Data is transmitted from or received into this location (1430 <i>hex</i> + offset) depending on the Mode Code Type. This field is ignored when the Mode Code Type =1.
Bits 3-0	Reserved

3.3.7 BC-to-RT Transfer(Instruction 04 hex)

This instruction generates a master to remote terminal command on the 1553 bus. This instruction is composed of the following words (Figure 3-6).




Figure 3-6 BC-TO-RT TRANSFER (Instruction 04 hex)

Word Zero - Control Word

Bits 15-12	Instruction Type (04 hex)
Bit 11	Current Bus - Set to '0' for bus A Set to '1' for bus B
Bit 10	Automatic Retry on Current Bus
Bit 9	Automatic Retry on Opposite Bus
Bit 8	Modify Current Bus
Bits 7-5	Reserved
Bit 4	1553A/B Response Time-out - 0 = 1553B (14 µsec) 1 = 1553A (9 µsec)
Bit 3	RT 31 Broadcast Disable - must be set to '1' for 1553A instructions.
Bit 2	Instruction Interrupt If set to '1', the GLD-VXI posts an interrupt when the command block is executed and processed, before proceeding to the next buslist instruction.

- | | |
|-------|--|
| Bit 1 | Delay Timer Reset
If set to '1', the GLD-VXI resets the onboard Delay Timer to '0' prior to executing this command block. |
| Bit 0 | Discrete Out Signal
If set to '1', the GLD-VXI generates a signal to the RS-422 connector prior to executing this command block. The length of this signal is two microseconds. |

If using error injection, see the Error Injection Codes (Table 3-2).

Word One - Error Control Pointer

- | | |
|--------------|--|
| Bits 15-13 | Reserved |
| Bit 12 | Error Injection Enabled
If set to '1', the GLD-VXI injects the error pointed to by the Error Index. |
| Bits 11 & 10 | Reserved |
| Bits 9-0 | Error Index
Specifies the error index to be added to the starting address of the Error Table, 1440 <i>hex</i> . |

Word Two - 1553 Command Word

- | | |
|------------|--|
| Bits 15-11 | Receive Remote Terminal |
| Bit 10 | 0 = Receive - since this is a BC to RT |
| Bits 9-5 | Receive Data Subaddress |
| Bits 4-0 | Receive Word Count
The quantity of data words to be received by the RT.
1 <i>hex</i> - 1F <i>hex</i> = 1 - 31 decimal words
0 <i>hex</i> = 32 decimal words |

Word Three - Message Buffer Address Word Pair

- | | |
|-----------|--|
| Bits 15-0 | The message block contains the pointers where the host stores data being transmitted by the BC (Figure 3-7). |
|-----------|--|

3.3.8 RT-to-BC Transfer (Instruction 05 hex)

This instruction generates a Remote Terminal to Master Command on the 1553 bus. The structure of this instruction is identical to Instruction Four BC-to-RT Transfer (Figure 3-7).




Figure 3-7 RT-TO-BC TRANSFER (Instruction 05 hex)

Word Zero - Control Word

Bits 15-12	Instruction Type (05 hex)
Bit 11	Current Bus - Set to '0' for bus A Set to '1' for bus B
Bit 10	Automatic Retry on Current Bus
Bit 9	Automatic Retry on Opposite Bus
Bit 8	Modify Current Bus
Bits 7-5	Reserved
Bit 4	1553A/B Response Time-out - 0 = 1553B (14 μ sec) 1 = 1553A (9 μ sec)
Bit 3	RT31 Broadcast Disable - must be set for 1553A instructions
Bit 2	Instruction Interrupt

	If set to '1', the GLD-VXI posts an interrupt when the command block is executed and processed, before proceeding to the next buslist instruction.
Bit 1	Delay Timer Reset If set to '1', the GLD-VXI resets the onboard Delay Timer to 0 prior to executing this command block.
Bit 0	Discrete Out Signal If set to '1', the GLD-VXI generates a signal to the RS-422 connector prior to executing this command block. The length of this signal is two microseconds.

If using error injection, see the Error Injection Codes (Table 3-2).

Word One - Error Control Pointer

Bits 15-13	Reserved
Bit 12	Error Injection Enabled If set to '1', the GLD-VXI injects the error pointed to by the Error Index.
Bits 11 & 10	Reserved
Bits 9-0	Error Index Specifies the error index to be added to the starting address of the Error Table, 1440 <i>hex</i> .

Word Two - 1553 Command Word

Bits 15-11	Transmit Remote Terminal
Bit 10	1 = Transmit - since this is a RT to BC transfer
Bits 9-5	Transmit Data Subaddress
Bits 4-0	Transmit Word Count The quantity of data words to be transmitted by the RT. 1 <i>hex</i> - 1F <i>hex</i> = 1 - 31 decimal words 0 <i>hex</i> = 32 decimal words

Word Three - Message Buffer Address Word Pair

Bits 15-0	Pointer to the Message Buffer Address Word Pair for BC data storage.
-----------	--

3.3.9 RT-to-RT Transfer (Instruction 06 hex)

This instruction generates the two commands for a 1553 Remote Terminal to Remote Terminal transfer. RT-to-RT transfer involves the following words (Figure 3-8).




Figure 3-8 RT-TO-RT TRANSFER (Instruction 06 hex)

Word Zero - Control Word

Bits 15-12	Instruction Type (06 hex)
Bit 11	Current Bus - Set to '0' for bus A Set to '1' for bus B
Bit 10	Automatic Retry on Current Bus
Bit 9	Automatic Retry on Opposite Bus
Bit 8	Modify Current Bus
Bits 7-5	Reserved
Bit 4	1553A/B Response Time-out - 0 = 1553B (14 μ sec) 1 = 1553A (9 μ sec)
Bit 3	RT 31 Broadcast Disable - must be set for 1553A instructions.

Bit 2	Instruction Interrupt If set to '1', the GLD-VXI posts an interrupt when the command block is executed and processed, before proceeding to the next buslist instruction.
Bit 1	Delay Timer Reset If set to '1', the GLD-VXI E resets the onboard Delay Timer to 0 prior to executing this command block.
Bit 0	Discrete Out Signal If set to '1', the GLD-VXI generates a signal to the RS-422 connector prior to executing this command block. The length of this signal is two microseconds.

If using error injection, see the Error Injection Codes (Table 3-2).

Word One - Error Control Pointer

Bits 15-13	Reserved
Bit 12	Error Injection Enabled If set to 1, the GLD-VXI injects the error pointed to by the Error Index.
Bits 11 & 10	Reserved
Bits 9-0	Error Index Specifies the error index to be added to the starting address of the Error Table, 1440 <i>hex</i> .

Word Two - 1553 Receive Command

Bits 15-11	Receive Remote Terminal
Bit 10	0 = Receive
Bits 9-5	Receive Data Subaddress
Bits 4-0	Receive Word Count The quantity of data words to be received by the RT 1 <i>hex</i> - 1F <i>hex</i> = 1 - 31 decimal words 0 <i>hex</i> = 32 decimal words

Word Three - 1553 Transmit Command

Bits 15-11	Transmit Remote Terminal (0-31)
Bit 10	1 = Transmit
Bits 9-5	Transmit Data Subaddress
Bits 4-0	Transmit Word Count The quantity of data words to be transmitted by the RT 1 <i>hex</i> - 1F <i>hex</i> = 1 - 31 decimal words 0 <i>hex</i> = 32 decimal words

3.3.10 HALT UNTIL DELAY (Instruction 07 hex)

This instruction is used for controlling the timing of commands to the 1553 bus. Instruction Seven halts the BC until the Bus Controller Delay Timer equals a value contained within Word One and Word Two of this instruction (Figure 3-9).



NOTE: This instruction uses the Bus Controller Delay Timer. This timer is free-running and begins when power is supplied to the GLD-VXI board. When using this instruction, reset the Delay Timer at the start of the buslist. Otherwise, if the Delay Timer value is greater than the value specified in this instruction at the time it is executed, the buslist could remain inactive for a long time.




Figure 3-9 HALT UNTIL DELAY (Instruction 07 hex)

Word Zero

Bits 15-12	Instruction Type (07 hex)
Bits 11-3	Reserved
Bit 2	Event Interrupt
	If set to '1', the GLD-VXI posts an interrupt at the completion of executing and processing this command block before proceeding to the next buslist instruction.

Bit 1	Delay Timer Reset If set to '1', the GLD-VXI E resets the onboard Delay timer to zero prior to executing this command block.
Bit 0	Discrete Out Signal If set to '1', the GLD-VXI generates a signal to the connector prior to executing this command block. The length of this signal is two microseconds.
Word One	
Bits 15-0	Delay Timer (least significant word) One microsecond resolution
Word Two	
Bits 15-0	Delay Timer (most significant word) One microsecond resolution
Word Three	
Bits 15-0	Reserved

3.3.11 RESET STACK (Instruction 08 hex)



NOTE: This instruction resets the internal jump address stack pointer to the top. Addresses are not cleared, therefore any return instruction after a reset-stack will yield unpredictable buslist sequencing. (Figure 3-10).




Figure 3-10 RESET STACK (Instruction 08 hex)

Word Zero

Bits 15-12	Instruction Type (08 hex)
Bit 11	Event Interrupt Enable
Bits 10-2	Reserved
Bit 1	Delay Timer Reset
Bit 0	Discrete Out Signal

Words One through Three

All 16 bits of Words One through Three are reserved.

3.3.12 INTERMESSAGE DELAY (Instruction 09 hex)



NOTE: This instruction allows the GLD-VXI to wait a predetermined time before sending out the next instruction. This is used to insure a minimum gap between the end of one 1553 message and the beginning of the next command (Figure 3-11).




Figure 3-11 INTERMESSAGE DELAY (Instruction 09 hex)

Word Zero

Bits 15-12	Instruction Type (09 hex)
Bits 11-3	Reserved
Bit 2	Event Interrupt
Bit 1	Delay Timer Reset
Bit 0	Discrete Out Signal

Word One - Delay Count (in Hexadecimal)

Delay count (1 microsecond resolution)

If the event interrupt is not enabled, subtract 4 microseconds for overhead time. If interrupt is enabled, subtract 8.5 microseconds.

3.3.13 PAUSE (Instruction 0A hex)



NOTE: This instruction allows the GLD-VXI to pause until a BC Start Trigger (RS 422 input) is received. This allows the user to synchronize buslist execution with external events (Figure 3-12).




Figure 3-12 PAUSE (Instruction 0A hex)

Word Zero

Bits 15-12	Instruction Type (0A hex)
Bits 11-3	Reserved
Bit 2	Event Interrupt
Bit 1	Delay Timer Reset
Bit 0	Discrete Out Signal

Word One

Starting address of the bus controllers buslist is to be executed upon receiving a BC Start Trigger.

3.4 Message Block Structure

The GLD-VXI records the message blocks to indicate the addresses of the last buffer to receive data and the last buffer to transmit data. (Figure 3-13).




Figure 3-13 SC/DC Message Block

The only words of the 1553 message stored in the buffer are the data words (Figure 3-14). Initially, the software loads both pointers with the address of the last buffer in the message block. The microcode modifies the pointers as the data in the buffers is transmitted and received.

link
header 1
header 2
data word 1
data word 2
data word 3
etc.

Figure 3-14 Message Buffer

3.4.1 Message Buffer Link Word

The first word of a message buffer is a link word containing the address of the next buffer in the message block. The link word of the last buffer holds the address of the first buffer (Figure 3-15). The software loads the correct value into the link word of each buffer.




Figure 3-15 Message Buffer Link Words

Header Word 1

The header word contains control bits and the word count for the message in the buffer. An overwrite control scheme is contained within the control bits. A message can overwrite the current buffer contents when the new data bit is set in the next buffer. Overwrite Current Buffer bit, Missed Data and New Data bits are set to '1' in this buffer to indicate the overwrite occurred. (Figure 3-16). The software also writes to several of the bits to control interrupts and error handling.




Figure 3-16 Header Word 1

- Bit 15** **New Data (NDT)**
 Set to '1' by software before transmit. Set to '0' by software before receive. Set to '1' by microcode after receive. Set to '0' by microcode after transmit.
 This bit indicates when data is placed in the buffer or removed from the buffer. It is the handshake between software and microcode for real time processing. For a receive buffer, the microcode **writes** into the buffer and software **reads** data out of the buffer. Therefore, the microcode will set this bit when storing data and software will clear this bit when the buffer has been read by the host.
 Conversely, for transmit buffers, the software **writes** into the buffer and microcode **reads** out of the buffer. Therefore, the software sets this bit when writing 'newdata' to transmit and the microcode clears this bit after it reads the data for transmit to the 1553 bus.
- Bit 14** **Transfer Interrupt Enable (XIE ENA)**
 Set to '1' by software to enable interrupt. Set to '0' by software to disable interrupt.
- Bit 13** **Error Interrupt Enable (ERR ENA)**
 Set to '1' by software to enable interrupt. Set to '0' by software to disable interrupt.
- Bit 12** **Overwrite Current Buffer (OCB ENA)**
 Set to '1' by software to allow overwrite. Set to '0' by software to prevent overwrite. The Overwrite Buffer Bit is not restricted to use with single buffer message blocks. If the new Data Bit is reset in the next buffer, the data words are stored in the next buffer. If the New Data Bit is set in the next buffer and the Overwrite Current Buffer Bit is set in the current buffer, the data is written to the current buffer. Otherwise, the data is not stored in the buffer and the Missed Data Bit is set in the current buffer.

Bit 11	Overwrite Interrupt Enable (OIE ENA) Set to '1' by software to enable interrupt. Set to '0' by software to disable interrupt.
Bit 10	Overwrite Condition Occurred (OVR OCC) Set to '0' by software initially and set to '1' by microcode when overwrite occurs.
Bit 9	Bus Traffic (Bus) Set by microcode to indicate which 1553 bus the data was received from or transmitted to. Set to '1' for Bus A and '0' for Bus B.
Bit 8	Missed Data Condition Occurred (MISS DATA) Set to '0' by software initially and after it is set by microcode. Set to '1' by microcode when missed data occurs. If the new data bit is set in the next buffer and the Overwrite Current buffer is cleared in this buffer, then the Missed Data bit will be set and the data will not be stored.
Bits 7-6	Reserved
Bits 5-0	Buffer Word Count (0-63 <i>hex</i>)

Header Word 2

The received word count field is stored by the microcode in Header Word 2 and reflects the number of data words received from the bus and stored in the buffer (Figure 3-17.) If this same buffer is involved in a transmit message, the received word count field is set to '0' by the microcode. Bits 15-6 are reserved and may be non-zero.




Figure 3-17 Header Word 2

Data Words

The data words transacted in the 1553 message follow Header Word 2.

3.5 BC Mode Code Data Block

Mode Commands with data are stored in the BC Mode Code Data Block. This Block is located at the fixed memory location 1430 *hex* - 143F *hex*.

When a Mode Command (with Data Word) is issued by the BC, the Mode Code Instruction in the buslist instruction block contains an offset (0-F) from address 1430 *hex*, which is used to transmit a data word or store a received data word (Figure 3-18).




Figure 3-18 BC MODE CODE Data Block

3.6 Error Injection

Error Injection capability is based on an error index field in the error control pointer. This index is an offset from the starting address of the Error Table (1440 *hex*), and points to the user-programmed Error Control Word. This gives the user a high degree of flexibility when programming various errors to be injected.



NOTE: The area of memory from 1440 through FFFF *hex* is free memory. If error injection is enabled, “n” unique errors can be configured between addresses 1440 through 1440 + (N-1). Free memory then begins at 1440 + n. If no errors are injected, free memory begins at 1440.

The Error Index is specified in the second word of all applicable BC buslist instructions, as well as Word Zero of the Subaddress Response Word Pair and Mode Code Response Word. If Error Injection is enabled, the Error Index field is automatically added to the Error Table and the desired error is injected.

3.6.1 Error Control Word

The 16 bits of the Error Control Word specify the type of error created by the GLD-VXI (Figure 3-19).

Bits 0-3	Error Bit Gap Field
Bits 4-9	Error Word
Bits 10-14	Error Code
Bit 15	Clear Error/Continuous Error

Figure 3-19 Error Control Word

Bit 15	Clear Error/Continuous Error 0 = Error once then clear 1 = Continuous Error
Bits 14-10	Error Code
Bits 9-4	Error Word The word the error is injected upon, such as command word, second data word, etc. With the command always word 0 and all others incremented after.
Bits 3-0	Error Bit/Gap Field



NOTE: The Error Control Word is used by the GLD-VXI only if “BC Error” is enabled in the BC error Control Register 14 or if the Error Interrupt Enable Bit is set in Word 0 of the Subaddress Response Word Pair or Mode Code Response Word.

3.6.2 Error Codes

The Error Control Word provides 11 types of errors:

- Mid-Sync Zero Crossing
- Mid-Bit Zero Crossing
- Sync Encoding
- Bi-Phase Encoding
- Bit Count Low
- Bit Count High
- Parity
- Gap Injected
- Set Status Bit
- No Response
- Word Count

One error per message can be injected with the error on the command or data word, before the message is transmitted on the multiplex data bus (Table 3-2).

MID-SYNC ZERO CROSSING

The typical mid-sync zero crossing occurs at 1.5 microseconds from start of sync. When this error is injected, the mid-sync zero crossing is skewed left or right ± 150 nanoseconds.

MID-BIT ZERO CROSSING

The typical mid-bit zero crossing occurs 500 nanoseconds from the start of the bit time. When this error is injected, the mid-bit zero crossing is skewed left or right ± 150 nanoseconds.

SYNC ENCODING

Sync encoding injects an encoding error into the sync field.

BI-PHASE ENCODING

During a bit time, the bit does not make a zero-crossing transition.

BIT COUNT LOW

Qualified word is transmitted with 18 or 19 bits instead of 20 bits.

BIT COUNT HIGH

Qualified word is transmitted with 21, 22 or 23 bits instead of 20 bits.

PARITY

Qualified MIL-STD-1553A or B word bits are transmitted with even parity.

GAP INJECTED

A programmable gap of 2.0 to 9.5 microseconds can be injected between contiguous words within a message stream (Tables 3-2 and 3-3).

SET STATUS BITS

A qualified bit is set in the 1553 status response word. Only one bit can be set at a time.

NO RESPONSE

A qualified RT/SA that is addressed and does not respond to the valid command or mode command transmitted on the 1553 bus.

WORD COUNT

A qualified message transmitted with 0-63 data words.


Table 3-2 Error Injection Codes

Error Type	Err Code Setting	Err Word	Err Bit/Gap Count
No Error	0 <i>hex</i>	N/A	N/A
Mid-Sync Zero Crossing			
<-150 nanoseconds	3 <i>hex</i>	0-20 <i>hex</i>	N/A
>+150 nanoseconds	1 <i>hex</i>	0-20 <i>hex</i>	N/A
Mid-Bit Zero Crossing			
<-150 nanoseconds	1C <i>hex</i>	0-20 <i>hex</i>	F-0 <i>hex</i>
>+150 nanoseconds	17 <i>hex</i>	0-20 <i>hex</i>	F-0 <i>hex</i>
Sync Encoding			
111100	2 <i>hex</i>	0-20 <i>hex</i>	N/A
111010	4 <i>hex</i>	0-20 <i>hex</i>	N/A
110000	5 <i>hex</i>	0-20 <i>hex</i>	N/A
011000	6 <i>hex</i>	0-20 <i>hex</i>	N/A
000011	7 <i>hex</i>	0-20 <i>hex</i>	N/A
000110	A <i>hex</i>	0-20 <i>hex</i>	N/A
001111	C <i>hex</i>	0-20 <i>hex</i>	N/A
100111	D <i>hex</i>	0-20 <i>hex</i>	N/A
000111	E <i>hex</i>	0-20 <i>hex</i>	N/A
111000	F <i>hex</i>	0-20 <i>hex</i>	N/A
Bi-Phase Encoding			
Bits 0-15	1D <i>hex</i>	0-20 <i>hex</i>	F-0 <i>hex</i>
Parity Bit	1E <i>hex</i>	0-20 <i>hex</i>	N/A
Bit Count Low			
1 Bit	11 <i>hex</i>	0-20 <i>hex</i>	N/A
2 Bits	12 <i>hex</i>	0-20 <i>hex</i>	N/A
Bit Count High			
1 Bit	13 <i>hex</i>	0-20 <i>hex</i>	N/A
2 Bits	14 <i>hex</i>	0-20 <i>hex</i>	N/A
3 Bits	19 <i>hex</i>	0-20 <i>hex</i>	N/A
Parity	16 <i>hex</i>	0-20 <i>hex</i>	N/A
Gap Injected	15 <i>hex</i>	1-1F <i>hex</i>	F-0 <i>hex</i>
Status Bit Injection (RT Mode only)	8 <i>hex</i>	N/A	F-0 <i>hex</i>
No Response Error (RT Mode only)	9 <i>hex</i>	N/A	N/A
Word Count Error	B <i>hex</i>	0-3F <i>hex</i>	N/A

Table 3-3 Gap Count Field in Microseconds

Gap Count	Number of Microseconds
0	2.0
1	2.5
2	3.0
3	3.5
4	4.0
5	4.5
6	5.0
7	5.5
8	6.0
9	6.5
A	7.0
B	7.5
C	8.0
D	8.5
E	9.0
F	9.5

Each value is measured from mid-bit to mid-bit crossing.

**Figure 3-20 Sample Gap Injection of 5.5 Microseconds**

3.7 BC Start Trigger

This feature allows the Bus Controller to be automatically started when an external RS-422 pulse is received on J4 and JB4 pins 9 and 10. The board must also be configured properly as a Bus Controller, and bit 10 (BC STA TRG ENA) in the ELT State Register must be set to '1'. The user must also write the Bus Controller's buslist start address to the BC Start Trigger Address Register (141A *hex*) as opposed to writing the BC Control Function Register (10 *hex*) with the starting address of the buslist.

4.0 MULTIPLE REMOTE TERMINAL MODE

4.1 Overview

The MRT mode allows emulation of up to 32 RTs in 1553A mode and 31 RTs and one Broadcast RT in 1553B mode. For each RT, up to 32 subaddresses may be configured. Subaddresses 0 (for both 1553A & B protocol) and 31 (for 1553B mode only) are allowed as **mode code subaddresses**. Subaddresses 1 through 30 (and 31 for 1553A mode only) can only be configured as **data subaddresses**. This mode can operate simultaneously with the BC and CM modes on the GLD-VXI.



NOTE: The GLD-VXI does not handle the superseding valid commands in the MRT mode.

4.2 Status Block




Figure 4-1 RT Status Block

In the MRT mode, each RT address is associated with a Status Block (located in Dual-Port RAM) which contains a control word, status word and other data relating to its configuration (Figure 4-1). The RT Status Blocks occupy a space in memory from 1000 *hex* - 11FF *hex*.

The status block contains:

- A control word for enabling and configuring RT characteristics.
- The status response word of the RT
- A mask to be ANDed with the RT's status word before it is sent out
- The RT's BIT word
- The RT's vector word
- A mask that is ANDed with the BIT word if a Reset RT mode code is received
- Sync word
- The last command word to the RT
- The last status response word of the RT

Table 4-1 RT Status Block Words

Words	Block Offset
Control Word	0000
Status Word	0001
Status Mask	0010
Bit Word	0011
Vector Word	0100
Bit Mask	0101
Sync Word	0110
Last Command	0111
Last Status	1000

During operation, each RT's status word is recalculated and the last command word and status word are updated as each message is received. Appropriate bits in the status word are set by the microcode. The RT receiving the command is a MIL-STD-1553A or B compliant RT.

Control Word

- | | |
|--------|--|
| Bit 15 | Valid RT |
| Bit 14 | Reserved |
| Bit 13 | Bus A Down
Indicates the Primary Bus is shut down. Bit 13 is affected by the Transmitter Shutdown and Override transmitter Shutdown mode commands. To have the host activate this function you must also select the corresponding RT bit in the RT Shutdown Enable Register (140D <i>hex</i> & 1410 <i>hex</i>). |
| Bit 12 | Bus B Down
Indicates the Secondary Bus is shut down. Bit 12 is affected by the Transmitter Shutdown and Override Transmitter Shutdown mode commands. To have the host activate this function you must also select |

	the corresponding RT bit in the RT Shutdown Enable Register (140D <i>hex</i> & 1410 <i>hex</i>).
Bits 11-5	Reserved
Bit 4	Dynamic Bus Acceptance Controls the RT's response to an Accept BC mode command. If Bit 4 is set to '1', the RT sets the BC Acceptance Bit in its status, in response to that mode code.
Bit 3	Illegal Command If set to '1', the RT responds to illegal mode commands by returning a status word with the Message Error Bit set, with no data words. If set to '0', the RT does not respond to illegal commands.
Bits 2-0	Reserved

Status Word

The Status word is ANDed with the RT Status Mask Word and sent as the RT's status response to all legal commands except a Transmit Last Status or Transmit Last Command mode code.

Bits 15-11	RT Address Per MIL-STD-1553A or B, Bits 15-11 indicate the RT address (0-31).
Bit 10	Message Error Bit 10 indicates a sync, length, parity or Manchester error. In 1553A mode, in the event of a Manchester error on the received data, the RT will properly respond with this bit set to '1'.
Bit 9	Instrumentation Bit 9 distinguishes a status word from a command word.
Bit 8	Service Request (Optional) Bit 8 indicates the RT has requested service.
Bits 7-5	Reserved
Bit 4	Broadcast Command Received
Bit 3	Busy Bit 3 indicates the RT is unable to move data.
Bit 2	Subsystem Flag Bit 2 indicates a fault in an RT (specifically, invalid data).
Bit 1	Dynamic Bus Acceptance Controls the RT's response to an Accept BC mode command. If Bit 1 is set to '1', the RT sets the BC Acceptance Bit in its status, in response to that mode code.
Bit 0	Terminal Flag Bit 0 should be set to '1' when there is a fault in an RT.

Status Mask Word

When the Status Mask Word contains a '1' in any bit position, the corresponding bit in the Status Word is transmitted. A '0' causes the corresponding Status Bit to be transmitted as a zero regardless of the state of the bit in the Status Word. For most conditions, this word should be FFFF *hex*.

Bit Word

The user defines the Bit word to be transmitted in response to a Transmit Bit Word mode command. This word is reset by a Reset RT mode code, depending on the mask value in the RT Bit Mask Word. (ANDed with bit mask on Reset RT mode code).

Vector Word

The user-defined Vector word is transmitted in response to a Transmit Vector Word mode command. The Vector word notifies the BC that the RT requires service over and above the Service Request Bit being set.

Bit Mask Word

When the bit mask word has a '0' in any bit position, the corresponding bit in the Bit Word is reset upon reception of a Reset RT mode command. For most conditions this word should be FFFFH.

Synchronization Word

The received data word with a Synchronize with Data mode command stored by the RT.

Last Command Word

The last valid command word received by this RT. This word is meaningless, if the Transmit Last Command mode code is the first command to the RT.

Last Status Word

This word is the Status Word associated with the last valid command addressed to the RT.

4.2.1 Addressing the Status Block

To address the status block, follow this formula:

RT#
0001 000 _ _ _ _ _ 0000 *bin*

Enter the appropriate binary RT number (0-31) in the five-bit space reserved for RTs.

EXAMPLE

To enter RT 2:

To calculate the origin of RT 2's status block, enter a binary '2' in the RT field (Bits 4-8).

RT#
0001 000 0 0 0 1 0 0000 *bin*

1 0 2 0 *hex* Convert to hexadecimal to arrive at the address of
the status block .

4.3 Subaddress Response Word Pairs

Each RT's Subaddress Response word pair is located at pre-defined addresses. The GLD-VXI computes the address of the RT's Subaddress Response word pair from the command word received by the emulated RT. If the subaddress field of the command word is 1-30 (and subaddress 31 for MIL-STD-1553A protocol), the GLD-VXI uses the pointer in the second word to identify the message block's address. This message block's data buffer is used for the transfer on the MIL-STD-1553A or B bus. If the command word references subaddress 0 or 31 (MIL-STD-1553B protocol only), the GLD-VXI uses the pointer in the second word to identify the address of the RT Mode Code Response Block.

4.4 Error Injection

Protocol and electrical errors can be injected at the subaddress level. This is done in the subaddress-response word pairs. The types and method of error injection are identical to the Bus Controller mode. Refer to Section 3.0, Table 3-2, for Error Injection Codes.

4.5 Extracting Address from the Command Word

The subaddress response word pairs are located in memory between addresses 0000 *hex* and 0FFF *hex*. There is one pair for the receive direction and one pair for the transmit direction for each RTSA combination.

To address the RECEIVE subaddress response word pairs:

<u>RT</u>	<u>SA</u>	
0000 _ _ _ _ _ 0 _ _ _ _ 0		Word One - Control Word
0000 _ _ _ _ _ 0 _ _ _ _ 1		Word Two - Pointer

To address the TRANSMIT subaddress response word pairs:

	<u>RT</u>	<u>SA</u>	
0000	1	0	Word One - Control Word
0000	1	1	Word Two - Pointer

EXAMPLES

Example 1

To address Word One of RT 3, with SA1 to receive:

0000 00011 0 00001 0
RT3 SA 1

To access the second word, enter a '1' in Bit 0 of the address formula to calculate the address.

0000 00011 0 00001 1

Example 2

To address Word One of RT5, SA 10 to transmit:

0000 00101 1 01010 0
RT5 SA10

Subaddress Response Word Pair															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
VAL SA	MON SS	PROT	ERR ENA	MON EN	RES	Error Index									
Pointer to the MSG Buffer Address Word Pair for Data Subaddresses (1-30) (and 31 if 1553A protocol) or Mode Response Word for Subaddress 0 (and 31 if 1553B Protocol)															

Word One

Word Two

Figure 4-2 Subaddress Response Word Pair

Word One - Control Word

Bit 15	Valid Subaddress (VAL SA) Set to '1' by software if this is a valid subaddress. Set to 0 by software if it isn't.
Bit 14	Monitor Snapshot (MON SS) Set to '1' by software if message to this subaddress should generate a snap shot interrupt. Set to '0' by software if snap shot interrupt is not used.
Bit 13	1553 Protocol (PROT) Set to '0' will declare subaddress a 1553B type. Set to a '1' will declare subaddress to be a 1553A protocol device.
Bit 12	Enable RT Error Injection (ERR ENA) (GLD-VXI Only)

- Set to '1' to enable error injection capability and signal microcode to use the error index.
- Bit 11 Monitor Enable (MON EN)
Set to '1' by software if subaddress is to be monitored. Set to '0' by software if this subaddress is not monitored.
- Bit 10 Reserved
- Bits 9-0 Error Index (GLD-VXI Only)
See Section 3.0 BUS CONTROLLER MODE, for error-injection codes.

If the Monitor Bit (Bit 11) of the first word of Data Subaddress Response Word Pair is set to '1', a message directed to this RT/direction/SA combination is captured by the monitor. (Figure 4-2). The subaddress does not have to be enabled for the message to be captured (Bit 15 can be zero).

Word Two - Data Subaddress Pointer

Word Two points to the Message Buffer Address Word Pair located in the Message Block (Figure 4-3). This word pair contains the address in free memory of the last buffer used (one for receive and one for transmit).




Figure 4-3 Message Block

When setting up a message block (using the *DefineBlockMBExp()* routine in the Interface Library), the routine loads both the receive and transmit address pointers with the same address, that of the last buffer in the message block. These pointers are automatically updated by the microcode to the next buffer in the linked list as data is received or transmitted into or out of a buffer. The only words of the 1553 message stored in the buffer are the data words (Figure 4-4).

link
header 1
header 2
data word 1
data word 2
data word 3
etc.

Figure 4-4 Message Buffer

Word Two - Mode Response Pointer

If the transmitted or received subaddress is '0' (or '31' for 1553B protocol), Word Two of the SA Response Word Pair points to the Mode Code Response Block. The on-board Configuration data adds the Mode Code number to contents of Word Two; thus, pointing to the proper Mode Code Response Word within the Mode Code Response Block.

4.6 Message Buffers

4.6.1 Message Buffer Link Word

The first word of a message buffer is a link word containing the address of the next buffer in the message block. The link word of the end buffer must contain the address of the first buffer (Figure 4-5). The software loads the correct value into the link word of each buffer.




Figure 4-5 Message Buffer Link Words

4.6.2 Header Words

Header Word 1

The header word contains control bits and the word count for the message in the buffer. An overwrite control scheme is contained within the control bits. A message can overwrite the current buffer contents when the new data bit is set in the next buffer. Overwrite Current Buffer bit, Missed Data and New Data bits are set to '1' in this buffer to indicate the overwrite occurred. (Figure 4-6). The software also writes to several of the bits to control interrupts and error handling.




Figure 4-6 Header Word 1

- Bit 15** **New Data (NDT)**
 Set to '1' by software before transmit. Set to '0' by software before receive. Set to '1' by microcode after receive. Set to '0' by microcode after transmit.
 This bit indicates when data is placed in the buffer or removed from the buffer. It is the handshake between software and microcode for real time processing. For a receive buffer, the microcode **writes** into the buffer and software **reads** data out of the buffer. Therefore, the microcode will set this bit when storing data and software will clear this bit when the buffer has been read by the host.
 Conversely, for transmit buffers, the software **writes** into the buffer and microcode **reads** out of the buffer. Therefore, the software sets this bit when writing 'newdata' to transmit and the microcode clears this bit after it reads the data for transmit to the 1553 bus.
- Bit 14** **Transfer Interrupt Enable (XIE ENA)**
 Set to '1' by software to enable interrupt. Set to '0' by software to disable interrupt.
- Bit 13** **Error Interrupt Enable (ERR ENA)**
 Set to '1' by software to enable interrupt. Set to '0' by software to disable interrupt.
- Bit 12** **Overwrite Current Buffer (OCB ENA)**
 Set to '1' by software to allow overwrite. Set to '0' by software to prevent overwrite. The Overwrite Buffer Bit is not restricted to use with single buffer message blocks. If the new Data Bit is reset in the next buffer, the data words are stored in the next buffer. If the New Data Bit is set in the next buffer and the Overwrite Current Buffer Bit is set in the current buffer, the data is written to the current buffer. Otherwise, the

	data is not stored in the buffer and the Missed Data Bit is set in the current buffer.
Bit 11	Overwrite Interrupt Enable (OIE ENA) Set to '1' by software to enable interrupt, when an overwrite has occurred. Set to '0' by software to disable interrupt.
Bit 10	Overwrite Condition Occurred (OVR OCC) Set to '0' by software initially and after it is set by microcode. Set to '1' by microcode when overwrite occurs.
Bit 9	Bus Traffic (Bus) Set by microcode to indicate which 1553 bus the data was received from or transmitted to. Set to '1' for Bus A and '0' for Bus B.
Bit 8	Missed Data Condition Occurred (MISS DATA) Set to '0' by software initially and after it is set by microcode. Set to '1' by microcode when missed data occurs. If the new data bit is set in the next buffer and the Overwrite Current buffer is cleared in this buffer, then the Missed Data bit will be set and the data will not be stored.
Bits 7-6	Reserved
Bits 5-0	Buffer Word Count (0-63)

Header Word 2

The received word count field is stored by the microcode in Header Word 2 and reflects the number of data words received from the bus and stored in the buffer. If this same buffer is involved in a transmit message, the received word count field is set to '0' by the microcode (Figure 4-7). Bits 15-6 are reserved and may be non-zero.




Figure 4-7 Header Word 2

4.6.3 Data Words

All data words transmitted in the 1553 message follow Header Word 2.

4.7 RT MODE CODE Response Word Block

The MODE CODE Response Word Block (Figure 4-8) is group of 32 words, one for each Mode Code, that specify the operation the mode codes perform. The MODE CODE Response Block also specifies if the receipt of any particular mode code causes the GLD-VXI to interrupt the host. The first word in the block is placed in free memory between 1440 *hex*- End of Memory. The remaining words are offset from the initial address by n, where n = mode code.




Figure 4-8 MODE CODE Response Block

4.8 MODE CODE Response Word

For a mode SA, the message is monitored only if the Monitor Bit (Bit 11) is set in the corresponding MODE CODE response word (Figure 4-9).




Figure 4-9 MODE CODE Response Word

- Bit 15 Interrupt on Reception of Mode Code (MDT INT)
Set to '1' by software to enable interrupt.
Set to '0' by software to disable interrupt.
- Bit 14 Monitor Snapshot (MON SS)
Set to '1' by software if message to this subaddress should generate a snapshot interrupt.
Set to '0' by software if snapshot interrupt is not used.
- Bit 13 1553 Protocol (PROT)
Set to '0' will declare Mode Code to conform to 1553B protocol.
Set to a '1' will declare Mode Code to conform to 1553A protocol.
- Bit 12 Enable RT Error Injection (ERR ENA) (GLD-VXI Only)
Set to '1' to enable error injection capability and signal microcode to use the error index.
- Bit 11 Monitor Enable (MON EN)
Set to '1' by software if subaddress is to be monitored.
Set to '0' by software if this subaddress is not monitored.
- Bit 10 Mode Code Enable (MC ENB)
Set to '1' by software to enable this mode code.
- Bits 9-0 Error Index (GLD-VXI Only)
See Section 3.0 BUS CONTROLLER MODE, Table 3-2, for error-injection codes.

4.9 Description of MODE CODE Microcode Operations

Table 4-2 MIL-STD-1553B Non-Broadcast MODE CODE Microcode Operations (RT 0-30)

MC Number	T/R	Operations Performed By Microcode
0 *	1	<u>Dynamic Bus Control</u> - Read RT Status Word as Status - If Dynamic Bus Acceptance (DBA) flag set in RT Control Word: Set DBA Bit in Status Word - AND Status with Status Mask - Transmit Status onto bus - Write Status into Last Status Word - Write Command into Last Command Word
1	1	<u>Synchronize Without Data Word</u> - Read RT Status Word as Status - AND Status with Status Mask - Transmit Status onto bus - Write Status into Last Status Word - Write Command into Last Command Word
2	1	<u>Transmit Last Status Word</u> - Read Last Status Word as Status - AND Status with Status Mask - Transmit Status onto Bus - Write Command into Last Command Word
3	1	<u>Initiate Self-Test</u> - Read RT Status Word as Status - AND Status with Status Mask - Transmit Status onto bus - Write Status into Last Status Word - Write Command into Last Command Word
4	1	<u>Transmitter Shutdown</u> - Read RT Status Word as Status - AND Status with Status Mask - Transmit Status onto bus - Set Bit in RT Control Word to disable opposite bus - Write Status into Last Status Word - Write Command into Last Command Word

* MC 0 is the only Mode Code supported in Mil-Std-1553A.

MC Number	T/R	Operations Performed By Microcode
5	1	<u>Override Transmitter Shutdown</u> - Read RT Status Word as Status - AND Status with Status Mask - Transmit Status onto bus - Clear bit in RT Control Word to enable opposite bus - Write Status into Last Status Word
6	1	<u>Inhibit Terminal Flag</u> - Read RT Status Word as Status - Clear Terminal Flag Bit in Status - Mask to inhibit terminal flag - AND Status with Status Mask - Transmit Status onto bus - Write Status into Last Status Word - Write Command into Last Command Word
7	1	<u>Override Inhibit Terminal Flag</u> - Read RT Status Word as Status - Set Terminal Flag Bit in Status Mask to enable terminal flag - AND Status with Status Mask - Transmit Status onto bus - Write Status into Last Status Word - Write Command into Last Command Word
8	1	<u>Reset Remote Terminal</u> - Read RT Status Word as Status - AND Status with Status Mask - Transmit Status onto bus - Logically AND the BIT Word with the BIT Mask then place the result back in the BIT Word - Clears bits in Control Word to enable both transmitters - Set the Terminal Flag Bit in the Status Mask to enable the Terminal Flag Bit
9-15	0 0	<u>Illegal Mode Command</u> - Read RT Status Word as Status - If illegal flag set in RT control word, set Message Error Bit in Status. - AND Status with Status Mask - Transmit Status on bus - Write status in last status word - Write Command into Last Command Word - If flag clear in RT control word, do nothing

MC Number	T/R	Operations Performed By Microcode
16	1	<u>Transmit Vector Word</u> - Read RT Status Word as Status - AND Status with Status Mask - Transmit Status onto bus - Transmit Vector Word onto bus - Write Status into Last Status Word - Write Command into Last Command Word
17	0	<u>Synchronize with Data Word</u> - Read RT Status Word as Status - Write the received data to Sync Word - AND Status with Status Mask - Transmit Status onto bus - Write Status into Last Status Word - Write Command into Last Command Word
18	1	<u>Transmit Last Command</u> - Read Last Status Word as Status - AND Status with Status Mask - Transmit Status onto bus - Transmit Last Command Word onto bus
19	1	<u>Transmit BIT Word</u> - Read RT Status Word as Status - AND Status with Status Mask - Transmit Status onto bus - Transmit BIT Word onto bus - Write Status into Last Status Word - Write Command into Last Command Word
20-31	0 0	<u>Illegal Mode Command</u> - Read RT Status Word as Status - If illegal flag set in RT control word, set Message Error Bit in Status. - AND Status with Status Mask - Transmit Status on bus - Write status in last status word - Write Command into Last Command Word - If flag clear in RT control word, do nothing

Table 4-3 MIL-STD-1553B Broadcast Mode Code Microcode Operations (RT=31)

MC Number	T/R	Operations Performed By Microcode
0	0 0	<u>Illegal Mode Command</u> - Read RT Status Word as Status - If illegal flag set in RT control word, set Message Error Bit in Status. - AND Status with Status Mask - Transmit Status on bus - Write status in last status word - Write Command into Last Command Word - If flag clear in RT control word, do nothing
1	1	<u>Synchronize</u> - Read RT Status Word as Status - Set BRC Bit in Status - AND Status with Status Mask - Write Status into Last Status Word - Write Command into Last Command Word - Link to next broadcast RT
2	0 0	<u>Illegal Mode Command</u> - Read RT Status Word as Status - If illegal flag set in RT control word, set Message Error Bit in Status. - AND Status with Status Mask - Transmit Status on bus - Write status in last status word - Write Command into Last Command Word - If flag clear in RT control word, do nothing
3	1	<u>Initiate Self Test</u> - Read RT Status Word as Status - Set BRC Bit in Status - AND Status with Status Mask - Write Status into Last Status - Write Command into Last Command Word - Link to next broadcast RT

MC Number	T/R	Operations Performed By Microcode
4	1	<u>Transmitter Shutdown</u> - Read RT Status Word as Status - Set BRC Bit in Status - Set bit in Master Shutdown Control Register to disable opposite bus - AND Status with Status Mask - Write Status into Last Status Word - Write Command into Last Command Word - Link to next broadcast RT
5	1	<u>Override Transmitter Shutdown</u> - Read RT Status Word as Status - Set BRC Bit in Status - Clear bit in Master Shutdown Control Register to enable opposite bus - AND Status with Status Mask - Write Status into Last Status Word - Write Command into Last Command Word - Link to next broadcast RT
6	1	<u>Inhibit Terminal Flag</u> - Read RT Status Word as Status - Set BRC bit in Status - Clear Terminal Flag Bit in status Mask to inhibit Terminal flag - AND Status with Status Mask - Write Status into Last Status Word - Write Command into Last Command Word - Link to next broadcast RT
7	1	<u>Override Terminal Flag</u> - Read RT Status Word as Status - Set BRC Bit in Status - Set Terminal Flag Bit in Status Mask to enable terminal flag - AND Status with Status Mask - Write Status into Last Status Word - Write Command into Last Command Word - Link to next broadcast RT

MC Number	T/R	Operations Performed By Microcode
8	1	<u>Reset RT</u> - Read RT Status Word as Status - Set BRC Bit in Status - AND Status with Status Mask - Clear bit in RT Control Word to enable opposite bus - Set Terminal Flag Bit in Status Mask to enable terminal flag - Logically AND the BIT Word with the BIT Mask. Place the result in the BIT Word - Write Status into Last Status Word - Write Command into Last Command Word - Link to next broadcast RT
9-16	0 0	<u>Illegal Mode Command</u> - Read RT Status Word as Status - If illegal flag set in RT control word, set Message Error Bit in Status. - AND Status with Status Mask - Transmit Status on bus - Write status in last status word - Write Command into Last Command Word - If flag clear in RT control word, do nothing
17	0	<u>Synchronize with Data</u> - Read RT Status Word as Status - Set BRC Bit in Status - AND Status with Status Mask - Write received data to Sync Word - Write Status into Last Status Word - Write Command into Last Command Word - Link to Next Broadcast RT
18-31	0 0	<u>Illegal Mode Command</u> - Read RT Status Word as Status - If illegal flag set in RT control word, set Message Error Bit in Status. - AND Status with Status Mask - Transmit Status on bus - Write status in last status word - Write Command into Last Command Word - If flag clear in RT control word, do nothing

4.10 Interrupts

The RT mode may post hardware interrupts to the host including:

- Mode Code Execution
- Message Transmission or Reception to or from a Message Block
- Message Buffer Overflow Condition
- Valid Transfer
- Receiver Error Detected

This page intentionally left blank

5. 0 CHRONOLOGICAL MONITOR MODE

5.1 Overview

The Chronological Monitor (CM) Mode allows the capture of all or selected 1553 bus traffic regardless of other modes enabled at the same time. This mode can operate simultaneously with the BC and MRT modes using the GLD-VXI board.

5.2 Data Capturing Methods

The CM mode operates in one of two methods:

- record all (with and without snapshot)
- filtered.

Both methods involve setting bits in the Data Subaddress Word Pairs and Mode Code Response Words. These are described in detail in Section 4.0 MULTIPLE REMOTE TERMINAL MODE.

5.2.1 Record All

To record all bus traffic, set Bit 11 (Monitor Enable) in every Transmit and Receive Data Subaddress Word Pair for each RT, and also set Bit 11 in each Mode Code Response Word. During active-bus monitoring a snapshot interrupt may be generated for a particular message based on the RT number, subaddress and direction of transmission.

The snapshot interrupt causes an interrupt packet to be put into the interrupt queue. This packet contains the memory address within the Monitor Buffer of the first command word in the message. The snapshot interrupt is generated by setting Bit 14 (Monitor Snapshot) in the appropriate Receive or Transmit Data Subaddress Word Pair. Snapshot interrupts can also be generated for any particular mode code. See Section 6.0 INTERRUPTS for details.

5.2.2 Filter

To filter bus traffic and record only specific messages, set only Bit 11 as described above for the particular messages of interest.

5.3 Monitoring 1553A Devices

The default setting for all Subaddress Response Word Pairs is for 1553B devices. To monitor any 1553A devices, Bit 13 must be set in the Subaddress Response Word Pair for each 1553A subaddress to be monitored.

5.4 Chronological-Monitor Elapsed Timer (ELT)

This timer is used to time-tag messages in the monitor mode. It is a 32-bit value with one-microsecond resolution when using the internal 1 MHz pulse as input. The ELT can be triggered and reset by internal and external clocks or signals. The Elapsed Timer Control Register (Function register 17 *hex*) controls the 32-bit timer for the CM mode. Writing to this register will do any of the following:

- Enable/disable the ELT
- Read the ELT
- Enable the internal/external clock input
- Reset the ELT

The current status of the ELT can be determined by reading the ELT state (1417 *hex*), ELT HIWD (140A *hex*), and ELT LOWD (140B *hex*) registers. The ELT HIWD and LOWD registers are only updated when the “Read” bit is set in the value written to the Elapsed Timer Control Register.

The external elapsed-timer-reset signal is an RS-422 input which resets the ELT to zero upon receipt. The external elapsed-timer-clock input is also an RS-422 signal. This signal allows the user to supply an external clock source for the ELT.

See Section 7.0 REGISTERS for details.

5.5 Monitor Block

The monitor block consists of one or more monitor buffers (Figure 5-1). The monitor block requires that the address of the first monitor buffer be written to reserved memory location 1408 *hex* before monitoring begins. To start monitoring, write a value of 0008 *hex* to the Chronological Monitor Control Register. This will capture all messages selected for monitoring with valid command words. Writing a value of 18 *hex* allows the monitor to record 1553 command words containing protocol errors.




Figure 5-1 Monitor Block

To control the monitor mode:

1. To capture all bus traffic, write a value of 0018 *hex* to Chronological Monitor Control Register.
2. To capture only bus traffic with valid commands, write a value of 0008 *hex* to Chronological Monitor Control Register.
3. To stop operation of the bus monitor mode at any time, write 0000 *hex* to the Register. This will not affect operation of the BC or MRT modes.

5.6 Monitor Buffer

The size of a monitor buffer ranges from 16 to 1008 (63*16) words for boards running microcode version D or earlier. Revision E microcode requires a minimum monitor-buffer length of 80 words (Figure 5-2). The buffer begins with a link word and a header word and ends with two reserved words. The remainder of the buffer (Message Records) is used to store 1553 messages and information related to the message, regarding error and time tagging (see subsection 5.9.1).




Figure 5-2 Monitor Buffer

5.6.1 Monitor Buffer Link Word

The first word of a monitor buffer, the link word, contains the address of the next monitor buffer. The link word of the last buffer must hold the address of the first buffer (Figure 5-3) to ensure a circular queue. User software is responsible for loading the correct value into the link word of each buffer.




Figure 5-3 Monitor Buffer Link Word

5.6.2 Header Word

The header word (Figure 5-4) contains the control and status bits and buffer block count.




Figure 5-4 Header Word

Bit 15	New Data Bit (NDB)	Set to '1' by microcode to indicate new data recorded. Set to '0' by software after data is read to indicate buffer is available for message receipt.
Bit 14	Buffer Switch Interrupt Enable (BSW)	If set to '1', the GLD-VXI generates an interrupt when switching from current buffer to next buffer.
Bit 13	Reserved	
Bit 12	Overwrite Current Buffer (OCB)	Set to '1' by software to allow overwrite. Reset to '0' by software to prevent overwrite. The Overwrite Buffer Bit is not restricted to use with single buffer message blocks. If the New Data Bit is set in the next buffer and the Overwrite Current Buffer Bit is set in this buffer, the data is written into this buffer.
Bit 11	Overwrite Interrupt Enable (OIE)	Set to '1' by software to enable interrupt. Set to '0' by software to disable interrupt.
Bit 10	Overwrite Condition Occurred (OCC)	Reset to '0' by software initially and set to '1' by microcode when an overwrite condition occurs.
Bit 9	Reserved	
Bit 8	Missed Data Condition Occurred (MCO)	Set to '0' by software initially and set to '1' by microcode when missed data occurs. If the overwrite Current Buffer is not set and the new data bit in the next buffer is set, then data is not stored and this bit is set in this buffer.
Bits 7-6	Reserved	
Bits 5-0	Buffer Word Count (0-63) (see subsection 5.9.1)	Multiply this number by 16 to get actual buffer size.

5.7 Message Record

When a message is monitored, it is stored in a message record (Figure 5-5). Each message will be stored in its own message record. There can be many message records in one message buffer, depending on the length of the buffer. A word of the message followed by its tag word alternates until the message is finished.

Reserved
Start of Message
ELT (MSW)
ELT (LSW)
First Word Of Message
Tag Word
Second Word of Message
Tag Word
Third Word of Message
Tag Word
•
•
•
Last Word Of Message
Tag Word

Figure 5-5 Message Record Format

The words of a message will vary, depending on the message types. For example:

Message Type	First Word of Message	Second Word of Message	Third Word. Of Message	Fourth Word of Message
BC - RT	Receive Cmd.	Data Word 1	Data Word 2	- - -
RT - BC	Transmit Cmd.	Status Word	Data Word 1	- - -
RT - RT	Receive Cmd.	Transmit Cmd.	Transmit Status Word	Data Word 1
Mode (no data)	Mode Cmd.	Status Word	0000 <i>hex</i>	
Transmit Mode (data)	Mode Cmd.	Status Word	Data Word	
Receive Mode (data)	Mode Cmd.	Data Word	Status Word	

START OF MESSAGE WORD

Microcode stores the hexadecimal word CODE, indicating this is the start of the message.

ELAPSED TIMER WORD ELT (MSW)

The most-significant 16 bits of the elapsed timer.

ELAPSED TIMER WORD ELT (LSW)

The least-significant 16 bits of the elapsed timer are stored next.

TAG WORD

Figure 5-6 shows the format of the tag word.




Figure 5-6 Tag Word

Bit 15	Start of Message (SOM)
	Bit 15 is set if this is the first word of the message.
Bit 14	Tag (TAG)
	Bit 14 is set in every tag word, including start of message tag.
Bit 13	Sync of Word (SYN)
	Bit 13 is set if command or status word and reset if data word.
Bit 12	Data Received From Bus (BUS)
	Bit 12 is set if tag word appeared on Bus A and reset if tag word appeared on Bus B.
Bit 11	Parity Error (PE)
	Bit 11 is set if parity error appeared in this word.
Bit 10	Bit Count High(BCH)
	Bit 10 is set if bit count high error occurred in this word.
Bit 9	Bit Count Low (BCL)
	Bit 9 is set if bit count low error occurred in this word.
Bit 8	Other Error (OE)
	Bit 8 is set if another error (sync, bi-phase, etc.) occurs in this word.
Bits 7-0	Gap Time (+/-200 nanoseconds)
	Expressed as tenths of microseconds (e.g., if value = 34 <i>hex</i> or 52 decimal, gap time = 5.2 microseconds).

5.7.1 Split Message Records (Rev. D Microcode or Earlier)

When a complete message record cannot be stored in a single message buffer, it will be split between the current message buffer and the next one in the linked list. Figure 5-7 shows an example of how this is done.




Figure 5-7 Split Message Record

5.8 Buffer Switching (Rev. D Microcode or Earlier)




Figure 5-8 Message Record Storage With Buffer Switch Alignment

If fewer than ten words appear in the message record buffer (eight words for storing 1553 information and two reserved words at the end of the buffer), the microcode will switch buffers and store the complete message in the next message buffer. (Figure 5-8).

The message record ends with a reserved word, followed by a word of zeroes. These two words serve as an end-of-buffer indicator. If there are more than ten words left in the buffer, these words are overwritten by the next message record. If no more messages are captured, the end-of-buffer indicator signals the end of monitored information in this buffer.

As each word of the 1553 message and its tag word are stored in the buffer, the end-of-buffer indicator is written after the tag word; however, when the next word of the message is stored with its tag word, the end-of-buffer indicator is overwritten and a new end-of-buffer indicator is written after the tag.

If during receipt of a message the end of a buffer is reached, then the microcode automatically switches buffers and continues the message storage after the buffer header word. (Figure 5-8).



NOTE: In Chronological Monitor mode the start of a command signals the microcode to begin storage of a record. This involves writing the first four words of a record (reserved, start of message, ELT MSW, ELT LSW) in preparation for the 1553 command word. If the monitor is not to store the message (SA is disabled for monitoring), then the end of buffer words will have been overwritten.

To avoid confusion, enable all RT Subaddresses when using monitor mode. This will also give a more accurate record of the 1553 bus activity for off-line data analysis.

5.9 Buffer Switching (Revision E Microcode or Later)

A feature has been added to the microcode for the GLD– series 1553 products. This feature aids in processing values from the chronological-monitor buffer.

When the microcode has finished writing a complete 1553 command sequence to the monitor, it stores the address of the last tag word. This value is written into the very last word of the chronological-monitor buffer. This allows easy determination as to where the last complete message ends.

This microcode has also been modified so it does not split messages between buffers. The microcode changes to another buffer if there is not room left for a 78-word message. A 78-word buffer is the maximum size of a 1553 RT-RT message including tag words (76 words) and two words reserved to keep track of the last message's tag word. See Figure 5-9 for details.

5.9.1 Monitor Buffer Size (Revision E.5 or Later)

Additional buffer sizes of 4 K and 2 K have been added to the Chronological Monitor for users who require larger buffer sizes beyond 1 K. This feature is only supported in microcode revision E.5 or later. Bits 6 and 7 of the Monitor Header Word (see subsection 5.6.2) are now used to expand the buffer size from 16 to 4000.




Figure 5-9 Rev.E Microcode Buffer-Switch Mechanism



NOTE: These changes require that chronological-monitor buffers must be at least 80 words long. Versions of the microcode prior to Revision E do not include the described enhancements.

6. 0 INTERRUPTS

6.1 Overview

Table 6-1 lists the GLD-VXI interrupt types and identifies the operational modes upon which the interrupts may be enabled.

Table 6-1 GLD-VXI Interrupts

Event	Mode
Protocol Error	MRT/BC
Buffer Overflow	MRT/BC
Mode Code	MRT/BC
Receive Transfer	MRT/BC
Transmit Transfer	MRT/BC
Monitor Buffer Switch	CM
Snapshot	CM
Asynchronous Halt	BC
Instruction Complete	BC
Halt	BC
Status Exception	BC

When an interrupt occurs, the board generates an interrupt packet and places it at the bottom of the interrupt queue (Table 6-2). Read the Interrupt Queue Control Real-Time Control Register 1409 *hex* to determine the beginning of the linked list from which to dequeue interrupts. Once the application software reads this pointer it must write a '0' to the Interrupt Queue Control Real-Time Control Register 1409 *hex*. This instructs the microcode not to add interrupt packets to the linked list under process and to start a new list.

The trailer word is used to determine the modes and events that generated the packet. If the interrupt queue is filled, the Queue Full Bit is set in the Trailer Word and no more interrupts are stored in the queue. When existing packets are processed by the application software a '0' must be written to the Valid Interrupt Word in each packet to return the packet to the queue.



NOTE: A hardware interrupt is only generated when the Microcode writes the address of a valid interrupt packet to the Interrupt Queue Control Register 1409 *hex*.

6.2 Interrupt Packet

The GLD-VXI adds packets to the interrupt queue without generating a hardware interrupt, as long as the Interrupt Queue Control Register has a non-zero value (indicating the software has not begun processing interrupt packets).

Table 6-2 Interrupt Packet

Word	Definition	Notes
0	Forward Link Word	→ Reserved for transmit mode codes and if monitoring only → BC mode only; all others reserved → Monitor mode only; all others reserved → Monitor mode snapshot pointer; all others reserved
1	Receive Command	
2	Transmit Command	
3	Transmit Data Buffer Address	
4	Transmit Status or Mode Code Receive Data Word	
5	Receive Status or Mode Code Transmit Data Word	
6	Receive Error Word or receive Data Buffer Address	
7	Bus Controller Instruction Address	
8	Buffer Switch Monitor Address	
9	Command Word Address Pointer	
10	Trailer Word	
11	Valid (FFFF)	
12	Reserved	
13	Reserved	

Word 0 Forward Link Word

This word stores the address of the next interrupt contained in the linked list of interrupts. A '0' indicates this is the last interrupt in the linked list.

Word 1 1553 Receive Command Word

If the message doesn't contain a Receive Command Word, a value of FFFF is written to this word.

Word 2 1553 Transmit Command Word

If the message doesn't contain a Transmit Command Word, a value of FFFF is written to this word.

Word 3 Transmit Data Buffer Address

Contains the address of the first word of the transmit buffer. A value of FFFF indicates that this word is unused.

Word 4 1553 Transmit Status or Mode Code Receive Data Word

Stores a 1553 status word if one exists. If this message is a Mode Code 17 (Sync with Data), this is the data sent to the RT. If there is no Transmit Status word and this message is not a Mode Code 17, the value FFFF is stored in this word.

Word 5 1553 Receive Status or Mode Code Transmit Data Word

Stores a 1553 receive status word or the data word received from a Mode Code transfer. If there is no receive status or transmitted mode data word a value of FFFF is written.

Word 6 Receive Error Word or Data Buffer

Address points to Word 1 of Receive Data Buffer or Receive Error Word, if an error was detected. A value of FFFF indicates this word is unused. The value is reserved for all transmit Mode Codes.

MRT Receive Error Word

- | | |
|---------|--|
| Bit 15 | No Response
Bit 15 is set if the RT detects an error in data reception and does not respond with its status. |
| Bit 14 | Word Count High
Actual word count exceeds command word count. |
| Bit 13 | Word Count Low
Actual word count is less than command word count. |
| Bit 12 | Wrong Sync
The 1553 receive logic expected a sync other than what was received. |
| Bit 11 | Wrong Bus
A word has been received on the opposite bus from the command. |
| Bit 10 | Manchester Error
A Manchester or parity error has occurred on the message received. |
| Bit 9 | Mode of Operation
If Bit 9 is set, the receiver is the BC. If clear the receiver is an emulated RT. |
| Bit 8 | Buffer Overflow
Indicates that a buffer overflow condition occurred and the Interrupt Overflow Error Bit was set in the receiving Message Block header. See description of overwrite current buffer bit (header Bit 12) in message block header. For details, refer to Section 3, Bus Controller Mode, Message Block Structure section, Header Word 1 definition. |
| Bit 7-0 | Reserved |

BC Receive Error Word

- | | |
|--------|---|
| Bit 15 | No Response
Bit 15 is set if the RT detects an error in data reception and does not respond with its status. |
| Bit 14 | Word Count High
Actual word count exceeds command word count. |
| Bit 13 | Word Count Low
Actual word count is less than command word count. |
| Bit 12 | Wrong Sync
The 1553 receive logic expected a sync other than what was received. |
| Bit 11 | Wrong Bus |

- A word has been received on the opposite bus from the command.
- Bit 10** Manchester Error
- A Manchester or parity error has occurred on the message received.
- Bits 9-0** Reserved
- Word 7** **Bus Controller Instruction Address**
- If in BC mode, Word 7 points to Word 1 of the current four-word BC instruction. If not in BC mode, this word is reserved.
- Word 8** **Buffer Switch Monitor Address**
- If ten words* or less remain in the current monitor buffer and the Buffer Switch Interrupt is enabled, a Buffer Switch Interrupt occurs during the last word to be stored. Word 8 points to the first word of the monitor buffer just filled.
- Word 9** **Command Word Address Pointer**
- If a Snapshot Interrupt is enabled for this command, Word 9 contains the address for the first Command Word of the transfer within the Monitor Buffer per the corresponding 1553 transfer.
- Word 10** **Trailer Word**
- As the last word in an interrupt packet (Figure 6-1), the Trailer Word defines valid interrupt types and sources for the corresponding 1553 message.




Figure 6-1 Trailer Word

* See Section 5.8 if revision E microcode or greater.

MRT Interrupts (Bits 15-11)

If any of the interrupt bits are enabled in the Message Buffer Header or the Mode Interrupt is enabled in the Mode Code Response Word, the corresponding bit is set in the Trailer Word. The MRT Interrupts are defined below:

Bit 15	Valid Transmitter Interrupt The transmit RT and SA were emulated for the transfer.
Bit 14	Valid Receiver Interrupt The Receive RT and SA were emulated for the transfer.
Bit 13	Receiver Error Interrupt The RT Mode detected an error on the received data.
Bit 12	Receiver Overwrite Current Buffer Interrupt When Bit 12 is set, Bit 14 is never set. The emulated RT buffer had the Overwrite bit set and the New data bit was set in the buffer data was to be stored.
Bit 11	Mode Code Interrupt The RT emulated the Mode Code transfer.

Monitor Interrupts (Bits 10-8)

If any of the interrupt bits are enabled in the Monitor Buffer Header Word or any of the monitor interrupt bits are enabled in the Mode Code Response Word, the corresponding bit is set in the Trailer Word.

Bit 10	Monitor Buffer Switch Interrupt A buffer switch occurred during this message.
Bit 9	Monitor Snapshot Interrupt Posts the address of the Command Word for the corresponding message in the second to the last word of the packet. If the transfer was RT-to-RT, the address of the Transmit Command is written.
Bit 8	Monitor Overwrite Current Buffer Interrupt
Bit 7	Fail-safe Interrupt Bit 7 is set if a continuous 1553 transmission of greater than 720 microseconds occurs causing a transmitter shutdown. Jumper JP7 must also be removed.
Bit 6	Miss Next Interrupt 1 = Interrupt queue overflowed after this block. 0 = No interrupt overflow occurred.

BC Interrupts (Bits 5-0)

Bits 5-0	BC Interrupts Bits 5-0 specify a 6-bit field that displays the BC interrupt type in the hexadecimal format (Table 6-3).
----------	--

Table 6-3 Bus Controller Interrupts

Hex Value	Interrupt Type
2	BC MODE CODE Instruction Complete
3	BC Transfer Data
4	Instruction Complete (Includes JUMP, HUE, etc.)
18	BC Overrun
6	BC Halt
8	Status Exception
10	Protocol Error
7	BC Transfer/Instruction Complete
B	BC Transfer/Status Exception
A	BC-MC/Status Exception
F	BC Transfer/Instruction Complete/Status Exception
C	Instruction Complete/Status Exception
14	Instruction Complete/Protocol Error
1F	BC Over/BC Transfer/Instruction Complete
2X	Asynchronous Halt/ etc.

Word 11 Valid Interrupt (FFFF)

Word 11 is set to a non-zero value when the GLD-VXI adds the packet to the interrupt queue. The user's software must write a zero to this word when it has finished processing this packet.

Word 12 Forward Link

Reserved for microcode use.

Word 13 Reverse Link

Reserved for microcode use.

6.3 Algorithm for Interrupt Processing

To process interrupts, follow the steps outlined below:

1. Read the value of the Interrupt Control Register to a variable in your program.
2. Write a '0' to the Interrupt Control Register.
3. Process the packet (application dependent).
4. Read the Link Word in the packet.
5. Write a '0' to the Valid Interrupt Word to return the packet.
6. Repeat Steps 3 through 5 until the Link Word equals zero.
7. Re-enable system interrupts.

7.0 REGISTERS

7.1 Overview

Three types of registers control GLD-VXI operation:

- The I/O-mapped Configuration Registers
- Real-Time Control Registers
- Function Registers.




Figure 7-1 Types of Register Controls

7.2 Configuration Registers

The Configuration Registers should be initialized when the board is powered on. These registers are controlled by user I/O functions and must be mapped into the host I/O space.

Sixteen registers are defined at the selected host I/O address for each channel. This I/O address is selected using Rotary Switch Banks 1, 2 and 3 (See Section 2.0 GETTING STARTED for more information on I/O addressing.) The first 16 locations are reserved for Channel 1. These register definitions are duplicated in the next 16 locations for Channel 2 (the second channel is an option and might not be installed on your board). All WRITE registers should be set up for both channels for correct dual-channel operation.



NOTE: Reserved registers must not be written by an application program.

Table 7-1 Initialization Registers

Register Number	Register Name	Access Method	Channel
0	ID	READ	1
1	Device Type	READ	1
2	Status Control	READ/WRITE	1
3	Memory Base	READ/WRITE	1
4 - 14	Reserved	-----	1
15	Interrupt Control	READ/WRITE	1
16	Reserved	-----	1
17	Interrupt Vector	READ/WRITE	1
18 - 1F	Reserved	-----	1
20	ID	READ	2
21	Device Type	READ	2
22	Status Control	READ/WRITE	2
23	Memory Base	READ/WRITE	2
24 - 34	Reserved	-----	2
35	Interrupt Control	READ/WRITE	2
36	Reserved	-----	2
37	Interrupt Vector	READ/WRITE	2
38 - 3F	Reserved	-----	2



NOTE: Register numbers are in hexadecimal. The actual byte address of a register is calculated as:

$$(\text{I/O Base Address}) + (\text{Register Number} \times 2)$$

Registers are word registers and must be accessed on even bytes.



NOTE: Unused/undefined bits of any Initialization register are read as ones. Reserved bits may be read as zeros.

7.2.1 ID Register 00 *hex*, 20 *hex*

Reading this register allows the system to identify the board manufacturer and the selected address space. This register can also be used to verify the board is based correctly.




Figure 7-2 ID Register

- Bits 15-14 Device Class
The GLD-VXI Register Based boards set these bits to '1'.
- Bits 13-12 Address Space
00 = A24 Address Space
01 = A32 Address Space
- Bits 11-0 Manufacturing ID = FB4 *hex*

7.2.2 Device Type Register 01 *hex*, 21 *hex*

Reading this register identifies the memory space and the device type required by the board. The Device Type Register can also be used to verify that the board is based correctly and to identify the GLD-VXI as a single- or dual-channel board.




Figure 7-3 Device Type Register

- Bits 15-12 Memory Space Required
A24 Space = 0110. Indicates 64 K words
A32 Space = 1110. Indicates 64 K words.
- Bits 11-0 Device Type
510 *hex* = Single Channel
520 *hex* = Dual Channel

7.2.3 Status/Control Register 02 hex, 22 hex

This Read/Write register controls board operation in the VME environment.




Figure 7-4 Status/Control Register

- Bit 15** MEM EN (Memory Enable)
The host must WRITE a '1' to this bit to enable memory accesses. Writing a '0' to Bit 15 disables the memory. Zero is also the power-up default.
- Bit 14** MOD ID (Module Identification)
Reading a zero indicates the system is selecting the appropriate VMEbus module identification line for the GLD-VXI slot.
- Bit 13** A32 (A32 Select)
Writing a '1' to this bit selects A32 memory space address decoding. A zero selects A24 memory space address decoding. I/O registers are always located in A16 address space.
- Bits 12-4** Reserved - Always '0'
- Bits 3-2** Reserved - Always '1'
- Bit 1** INH SYS FAIL (Inhibit System Fail)
Writing a '1' disables the Subsystem Fail signal. Writing a '0' enables the signal.
- Bit 0** RST (Reset)
Writing a '1' to this bit generates a board reset. The reset does not affect memory but does reset operational registers. The board is held in reset as long as this bit position remains a '1'. Bit 0 must be written to a '0' before another reset operation can occur.

7.2.4 Memory Base Register 03 *hex*, 23 *hex*

This register sets up the memory base address.

EXAMPLE

The following example demonstrates how to set up the memory base address for A32 space or A24 space.

A32 Address Space

Assume the memory base address is located at Address F0360000 *hex*. Write the most significant 15 bits into the most significant bits of the Memory Base Register. For example, left justify the address bits:

```

15                                     0
1 1 1 1 0 0 0 0 0 0 1 1 0 1 1 X

```

A24 Address Space

Assume the memory base address is located at address 360000 *hex*. Write the most significant seven bits into the most significant bits of the Memory Base Register. For example, left justify the address bits:

```

15                                     0
0 0 1 1 0 1 1 X X X X X X X X X

```

7.2.5 Interrupt Level Register 05 *hex*, 25 *hex*

This register sets the interrupt level and enables interrupts.




Figure 7-5 Interrupt Level Register

- Bit 15 INT EN (Interrupt Enable)
Writing a '1' to this bit enables interrupts if the programmed interrupt level is not zero. Writing a '0' disables interrupt generation.
- Bits 14-3 Reserved - Always '1'
- Bits 2-0 Interrupt Level
These bits define the VME interrupt level. For example, writing a value of '011' to these bits selects Interrupt Level 3. A value of '0' prohibits an interrupt from occurring.

7.2.6 Interrupt Vector Register 07 *hex*, 27 *hex*

This register identifies the interrupt vector response to be placed on the data bus during an interrupt acknowledge cycle. All 16 bits are driven to the data bus during the acknowledge. If 8-bit interrupt vectors are required, program the upper eight bits of this register to '1's, and program the lower eight bits to the vector address. For 16-bit vectors, program all 16 bits of the register.

7.3 Real-Time Control Registers

The Real-Time Control Registers, located in on-board memory, supply important information, such as operating mode status (Table 7-2). These registers can be accessed at any time (even when traffic exists on the 1553 bus) without degrading the performance of the board. The memory-base address for these registers is at offset 1400 *hex* words.

To calculate the register address in bytes:

Channel Base Memory Address + (1400 *hex* + Register Number) * 2

Table 7-2 Real-Time Control Registers

Memory Address	Register Name	Access Method
1400 <i>hex</i>	Alignment	READ *
1401 <i>hex</i>	Board Type	READ *
1402 <i>hex</i>	Firmware Version	READ *
1403 <i>hex</i>	Master Control	READ/WRITE
1404 <i>hex</i>	Register Control	READ/WRITE
1405 <i>hex</i>	Register Value	WRITE
1406 <i>hex</i>	BCMRT Status	READ
1407 <i>hex</i>	Monitor Status	READ
1408 <i>hex</i>	Monitor Buffer Control	READ/WRITE
1409 <i>hex</i>	Interrupt Queue Control	READ/WRITE
140A <i>hex</i>	ELT HIWD	READ
140B <i>hex</i>	ELT LOWD	READ
140C <i>hex</i>	RT 0-15 Broadcast Enable	READ/WRITE
140D <i>hex</i>	RT 0-15 Shutdown Enable	READ/WRITE
140F <i>hex</i>	RT 16-31 Broadcast Enable	READ/WRITE
1410 <i>hex</i>	RT 16-31 Shutdown Enable	READ/WRITE
1413 <i>hex</i>	BC Trigger Status	READ
1414 <i>hex</i>	Threshold State	READ
1415 <i>hex</i>	Amplitude State	READ
1416 <i>hex</i>	Relay State	READ
1417 <i>hex</i>	ELT State	READ
1418 <i>hex</i>	Current Buslist Inst. Address	READ
141A <i>hex</i>	BC Start Trigger Address	READ/WRITE

* These registers are only updated after a microcode download. Any accidental WRITE to these memory locations will result in incorrect READ values.

7.3.1 Alignment Register 1400 *hex*

When read, a value of 1553 *hex* is returned, indicating that the board has been successfully mapped.

7.3.2 Board Type Register 1401 *hex*

When read, a value of 4200 *hex* is returned, identifying the board type as a GLD-VXI.

7.3.3 Firmware Version Register 1402 *hex*

When read, the current version of the on-board firmware is returned.



NOTE: The Master Control, Register Control and the Register Value Registers are used to access the Function Registers. (For more information on how to access the Function Registers, see page 7-15.)

7.3.4 Master Control Register 1403 *hex*

This register acts as a safeguard against any unintentional accesses to the Function Registers. A value of 1553 *hex* must be written to this address by the software prior to all register accesses. If the 1553 *hex* value has been changed, access to any of the GLD-VXI Function Registers is denied.

7.3.5 Register Control Register 1404 *hex*

The Register Control register identifies the Function Register to be accessed and indicates when the access is in progress. The user software loads the function register offset into the Register Number Field (Bits 5-0) of this register and WRITES a '1' to Bit 15.

Bit 15	Register Access Pending Bit
	If the value is '1', the register access has been requested by the software or is in progress. The microcode examines Bits 5-0 of the Register Control Register and performs the register function loaded by the user. When the register access is completed, the microcode clears this bit to allow another register access to occur.
Bits 14-6	Reserved
Bits 5-0	Register Number Field
	Bits 5-0 indicate the function register number to be accessed.

7.3.6 Register Value Register 1405 *hex*

This register contains the data value to be written into the register number specified in Bits 5-0 of the Register Control Register 1404 *hex*.

7.3.7 BCMRT Status 1406 hex

A READ of this register allows the user to view the current operating modes and status of execution.

MSB															LSB	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RES	BC ACT	BC ERR INJ ENB	STOP STA EXC ERR	STOP PRO ERR	INT STA EXC	INT PRO ERR	Reserved		MRT ACT	Reserved						
X	1	1	0	0	0	1	X	X	1	X	X	X	X	X	X	

Figure 7-6 BCMRT Status Real-Time Register

Bit 15	Reserved
Bit 14	BC Active (BC ACT) If '1', the BC is active and executing buslist instructions. Bit 14 is reset by the firmware when the BC executes a Halt instruction or the user WRITES zeroes to the BC Control Register.
Bit 13	BC Error Injection Enabled (BC ERR INJ ENB) If '1', error injection for the BC is enabled.
Bit 12	Stop On Status Exception Error (STOP STA EXC ERR) If '0', the BC stops if it receives a status response from an RT with any Bits 10-0 set.
Bit 11	Stop On Protocol Error (STOP PRO ERR) If '0', the BC stops if it detects a protocol error.
Bit 10	Interrupt On Status Exception (INT STA EXC) If '1', the BC generates an interrupt when it receives a status response from an RT with any Bits 10-0 set.
Bit 9	Interrupt On Protocol Error (INT PRO ERR) If '1', the BC generates an interrupt when a protocol error is detected.
Bits 8 & 7	Reserved
Bit 6	MRT Active (MRT ACT) If '1', the MRT mode is activated. Bit 6 reflects accesses to the MRT Control Register and is reset by the firmware when the user WRITES zeroes to the MRT Control Register.
Bits 5-0	Reserved

7.3.8 Monitor Status Register 1407 *hex*

Reading this register returns the operational status of the Chronological Monitor. The possible values, set in the Chronological Monitor Control Register, are:

0008 *hex* - Monitor is active, will only capture all messages with valid commands.

0018 *hex* - Monitor is active, will capture all bus traffic.

0000 *hex* - Monitor is not active.

7.3.9 Monitor Buffer Control Register 1408 *hex*

Reading this register returns the starting memory address of the current monitor buffer.

7.3.10 Interrupt Queue Control Register 1409 *hex*

When read, a '0' indicates the interrupt queue is empty. If the microcode WRITES any other value to this register, this value represents the address of the first packet to be processed by the software. Software WRITES a '0' to this register to notify microcode that processing of the queue has started.

7.3.11 ELT HIWD Register 140A *hex*

The ELT HIWD is loaded into this location after a value is written to the ELT Control Function Register 17 *hex* with bit 11 set to '1'.

7.3.12 ELT LOWD Register 140B *hex*

The ELT LOWD is loaded into this location after a value is written to the ELT Control Function Register 17 *hex*, with bit 11 set to '1'.

7.3.13 Broadcast Enable Registers (140C hex, 140F hex)

An RT is notified of broadcast commands if the RT is enabled and the bit corresponding to this RT is set in the appropriate Broadcast Notification Word. Two words of BIU memory, at memory addresses 140C hex (Figure 7-7) and 140F hex (Figure 7-8), indicate the RTs to be notified of broadcast messages.

To notify RTs 0, 5, 10, 15, 20, 25 and 30 of broadcast messages, the value of 8421 hex is loaded into BIU address 140C hex and 4210 hex is loaded into BIU address 140F hex. It is not necessary to set the bit corresponding to RT31.




Figure 7-7 RT 0-15 Broadcast Enable Register 140C hex




Figure 7-8 RT 16-31 Broadcast Enable Register 140F hex

To determine if an enabled RT is participating in the transmitted broadcast message, a Mode Code 2 (Transmit Last Status) or Mode Code 18 (Transmit Last Command) must be transmitted on the 1553 bus. If the specified RT used in the mode code is enabled for broadcast, the Broadcast Message Received (BRC) bit is set in the 1553 status response.

7.3.14 Shutdown Enable Registers (140D hex, 1410 hex)

An RT bus shutdown will occur if the RT is enabled and the bit corresponding to this RT is set in the appropriate Shutdown Enable Register. These two words of BIU memory, at 140D hex (Figure 7-9) and 1410 hex (Figure 7-10), indicate the RTs to be shut down on a specific bus.

To notify RTs 0, 5, 10, 15, 20, 25 and 30 to be shut down on Bus B, the value of 8421 hex is loaded into BIU memory address 140D hex and 4210 hex is loaded into BIU memory address 1410 hex. It is also necessary to set the corresponding Bus-B-down bit in each of the RT Control Words.




Figure 7-9 RT 0-15 Shutdown Enable Register 140D hex




Figure 7-10 RT 16-31 Shutdown Enable Register 1410 hex

7.3.15 BC Trigger Status Register 1413 hex

This register indicates if the BC Trigger is enabled.




Figure 7-11 BC Trigger Status Register 1413 hex

- Bits 15 Set to '1' if BC Trigger was enabled by writing to the BC Start Trigger Control Function Register (1F hex). Set to '0' if BC Trigger is disabled.
- Bits 14-0 Reserved

7.3.16 Threshold Register 1414 hex

Reading this register provides the current variable input threshold setting. The default setting is the maximum value (00FF hex).



NOTE: The standard GLD-VXI does not support this feature. This feature requires different transceivers and must be ordered as an option.




Figure 7-12 Threshold Register

- Bits 15-8 Reserved
- Bits 7-0 Threshold in hexadecimal

7.3.17 Amplitude State Register 1415 hex

Reading this register provides the current variable amplitude setting. The default setting is the maximum value (00FF hex). This value is set when the microcode is uploaded.



NOTE: The standard GLD-VXI product does not support this feature. This feature requires different transceivers and must be ordered as an option.




Figure 7-13 Amplitude State Register

Bits 15-8 Reserved
 Bits 7-0 Amplitude in hexadecimal

7.3.18 Relay State Register 1416 hex

This register contains the current value written to the Relay Function Register, which determines bus selection, external bus connection and termination options. The default setting is direct coupled and internal termination and connection (0007 hex).




Figure 7-14 Relay State Register

Bits 15-3 Reserved
 Bit 2 Direct/Transformer Coupling.
 Set to '1' for Direct Coupling
 Set to '0' for Transformer Coupling.
 Bit 1 Termination Option.
 Set to '1' for Internal Termination
 Reset to '0' for External Termination.

Bit 0 Internal/External Bus Connection.
Set to '1' for Internal Bus Connection
Reset to '0' for External Bus Connection.



NOTE: Do **not** use transformer coupling (Bit 2=0) and internal termination (Bit 1=1), since transformer coupling requires an external bus coupler box.

7.3.19 ELT State Register 1417 hex




Figure 7-15 ELT State Register

Bit 15 Reserved

Bit 14 ELT Enable
If '1', ELT is enabled.
If '0', ELT is disabled.

Bit 13 ELT External/Internal Select
If '1', external ELT is selected.
If '0', internal ELT is selected.

Bit 12 ELT Reset
If '0', reset the ELT.
If '1', do not set the ELT.

Bit 11 ELT Read Request
If '1', ELT READ has been requested.
If '0', ELT READ has not been requested.

Bits 10-0 Reserved

7.3.20 Current Buslist Instruction Address Register 1418 hex

A READ of this register returns the location of the Buslist instruction under execution when the Buslist Instruction Address Function Register was last written.

7.3.21 BC Start Trigger Address Register 141A hex

This register holds the pointer for the first instruction when the BC Start Trigger is enabled. This value is written by software and read by microcode.



NOTE: WRITE this register before enabling the BC Start Trigger option to avoid accidental starts.

7.4 Function Registers

The Function registers control certain board functions, such as buslist execution. Access to the Function Registers is controlled via the Real-Time Control Registers 1403 *hex* through 1405 *hex*. The GLD-VXI firmware accesses these registers when no traffic exists on the bus.



NOTE: None of the Function Registers are readable. All READ accesses are performed via the Real-Time Control Registers located in memory starting at address 1400 *hex*.

Table 7-3 Function Registers

Register Number	Register Name	Access Method
10	BC Control	WRITE
11	MRT Control	WRITE
12	Fail-safe Timer	WRITE
13	Gap Counter Control	WRITE
14	BC Error Control	WRITE
15	AND	WRITE
16	OR	WRITE
17	Elapsed Timer Control	WRITE
18	Chronological Monitor Control	WRITE
19	Amplitude	WRITE
1A	Relay	WRITE
1B	Threshold	WRITE
1C	Reset	WRITE
1D	Memory Address	WRITE
1E	Buslist Instruction Address	WRITE
1F	BC Start Trigger Control	WRITE

7.4.1 Writing to the Function Registers

To WRITE to the Function Registers:

1. If the Master Control Register memory address 1403 *hex* contains the value 1553 *hex* and Bit 15 of the Register Control 1404 *hex* is set, wait for Bit 15 of the Register Control Register to be reset.
2. Write the value 1553 *hex* to the Master Control Register.
3. Write the value to be loaded into the desired Function Register into the Register Value Register 5 at memory address 1405 *hex*.

4. Write the desired Function Register number into Bits 5-0 and set Bit 15 of the Register Control Register 4 at memory address 1404 *hex*.
5. When Bit 15 of the Register Control Register 4 is reset by the onboard microcode, the operation has completed.

7.4.2 BC Control Register 10 *hex*

The WRITE-Only BC Control Register controls three functions. These are:

START

Load the address of the first buslist instruction to be executed. The offset cannot be less than 1440 *hex*, if the RTs are emulated.

HALT

To halt the buslist, WRITE 0. The BC completes the current instruction, halts and generates an asynchronous halt interrupt, and does not update the instruction counter.

CONTINUE

To continue the buslist, WRITE FFFF *hex*. The BC increments the instruction counter then starts the BC. The Continue instruction can be used to restart the BC after asynchronous errors, exceptions or a HALT BC instruction. When evident that another buslist instruction will immediately follow the HALT instruction, the Continue instruction restarts the BC.



NOTE: Writing to this register automatically resets and enables the BC elapsed timer. If using the external BC trigger, the timer is held reset until a trigger is received.

7.4.3 MRT Control Register 11 *hex*

The WRITE-Only MRT Control Register enables or disables the emulation of RTs for the MRT structures set up in memory.



NOTE: Initial MRT structures must be in place before the MRT is started.

After the MRT is started, RTs can be enabled or disabled by setting or clearing Bit 15 of the RT Status Block Control Word for the desired RT.

START MRT

To start the MRT, WRITE a non-zero value.

HALT MRT

To halt the MRT, WRITE a '0'.

7.4.4 Fail-safe Timer Register 12 *hex*

In the event of a runaway transmitter (continuously transmitting greater than 720 μsec) the GLD-VXI activates a Fail-safe timer to disable the transmit circuitry and queue an interrupt to indicate the event. This WRITE-Only Fail-safe Timer Register resets the Fail-safe Timer and enables both transmitters.

During simulation any WRITE to the Fail-safe Timer Register will reset the timer and re-enable both transmitters. Also, a hardware or software reset to the card will have the same effect.

When a Transmitter Shutdown Interrupt occurs (that is, Bit 5 of the Trailer Word in the Interrupt Packet is set), the Fail-safe Timer Register can be written to re-enable transmitters.



NOTE: A word-count-high error greater than 32 words indicates a transmitter hardware failure. If the transmitter is not emulated on this channel, then do not WRITE to register 12 for resetting.

7.4.5 Gap Counter Control Register 13 *hex*

This register enables the BC to accept different response times other than the 1553 spec allows.

To use the Gap Counter Control Register:

- Determine the length of time the BC allows for the RT to respond. Calculated as tenths of microseconds. ($14 \mu\text{s} = 140 \text{ } 1/10 \mu\text{s}$)
- Subtract this value from 256.
- Convert to Hexadecimal.
- Load the new value into the Gap Counter Control Register.

EXAMPLE

To set the BC time-out to 18 microseconds, multiply 18 by 10 (to convert 18 to tenths of microseconds) and subtract the result from 256:

$$256 - 180 = 76 \text{ decimal}$$

Convert to Hexadecimal:

$$76 \text{ decimal} = 4C \text{ hex}$$

Write this value (4C *hex*) into the Gap Register.



NOTE: Since the time-out value is subtracted from 256, the maximum time-out is 25.6 microseconds.

7.4.6 BC Error Control Register 14 *hex*

The WRITE-Only BC Error Control Register modifies BC reaction to 1553 errors. The BC may be set up to halt or interrupt for both status exception- and protocol-error events. (Figure 7-16). Bit 2 is used to activate error injection for the BC mode (GLD-VXI only). The defined error word (word 2 of instruction) in any buslist instruction is used on transmission.




Figure 7-16 BC Error Control Register

- Bit 15 Status Exception Interrupt (STA EXC INT)
If Bit 15 is set to '1', an interrupt is posted when the BC encounters a Status Exception.
- Bit 14 Protocol Error Interrupt (PROT ERR INT)
If Bit 14 is set to '1', an interrupt is posted when the BC encounters a protocol error.
- Bits 13-3 Reserved
- Bit 2 Error Control (ERR CTRL) (GLD-VXI only)
If Bit 2 is set to '1', the error injection information in each individual buslist instructions is used on transmission. If Bit 2 is clear, all BC error injection capabilities are disabled.
- Bit 1 Status Exception (STA EXC)
If Bit 1 is set to '1', the BC continues after a status exception is encountered. If Bit 1 is reset to '0', the BC halts after a status exception is encountered.
- Bit 0 Protocol Error (PROT ERR)
If Bit 0 is set to '1', the BC continues. If Bit 0 is reset to '0', the BC halts after a protocol error occurs.

7.4.7 AND Register 15 *hex*

As a WRITE-only register, Register 15 *hex* works together with the Memory Address Register 1D *hex* to AND the value in Register 15 with the value pointed to by the memory address contained in Register 1D *hex*. The GLD-VXI modifies the Memory content after the AND value is written to this register.

EXAMPLE

Masking out the upper byte of a value using the AND Register 15 *hex*, AAAA ANDed with 00FF results in 00AA.

Operation	Address	Data
WRITE a value of AAAA <i>hex</i> into address 0528 <i>hex</i> .	Memory 0528 <i>hex</i>	AAAA <i>hex</i>
WRITE 0528 <i>hex</i> into Memory Address Register 1D <i>hex</i> .	Memory Address Register 1D <i>hex</i>	0528 <i>hex</i>
WRITE 00FF <i>hex</i> to the AND Register 15 <i>hex</i> .	AND Register 15 <i>hex</i>	00FF <i>hex</i>
READ back new data value.	Memory 0528 <i>hex</i>	00AA <i>hex</i>



NOTE: The AND/OR Registers provide compatibility with previous BIU products and are not used in most cases, since memory access via these registers takes five to ten times longer than a direct access to memory.

7.4.8 OR Register 16 *hex*

The OR Register works together with the Memory Address Register 1D *hex* to OR the value in Register 16 *hex* with the value pointed to by the memory address contained in Register 1D *hex*. Memory content is modified after the OR value is written to this register.

EXAMPLE

To set the upper byte of the value using the Register 16 *hex*, 00AA *hex* ORed with 5555 results in 55FF *hex*.

Operation	Address	Data
WRITE a value of 00AA <i>hex</i> to Memory Location 1359 <i>hex</i> .	Memory 1359 <i>hex</i>	00AA <i>hex</i>
WRITE 1359 to Memory Address Register 1D <i>hex</i> .	Memory Address Register 1D <i>hex</i>	1359 <i>hex</i>
WRITE 5555 to OR Register 16 <i>hex</i> .	OR Register 16 <i>hex</i>	5555 <i>hex</i>
READ back new data value.	Memory 1359 <i>hex</i>	55FF <i>hex</i>



NOTE: The AND/OR Registers provide compatibility with previous BIU products and are not used in most cases, since memory access via these registers takes five to ten times longer than a direct access to memory.

7.4.9 Elapsed Timer (ELT) Control Register 17 *hex*

The WRITE-Only ELT Control Register controls the 32-bit Elapsed Timer for MRT and CM modes (Figure 7-17, Table 7-4). A WRITE to Register 17 enables/disables the ELT, selects the external signal or internal clock source, resets the ELT and READs the ELT. (See the Real-Time Control Registers 140A *hex* and 140B *hex*.) The ELT contains a resolution of 1 microsecond. The ELTCLK (external clock) resolution is user-defined.



NOTE: READ the Real time control ELT STATE register to verify configuration before changing.

Table 7-4 Register 17 Values and Actions

WRITE Value	Action
0 hex	Halt and Reset the ELT
1000 hex	Halt the ELT
1800 hex	Read the ELT
2000 hex	Enable the external clock input and reset the ELT
4000 hex	Enable and Reset the ELT
5000 hex	Enable the ELT




Figure 7-17 Elapsed Timer (ELT) Control Register

- Bit 15 Reserved
- Bit 14 Elapsed Timer Count Enable (ELT CNT ENB)
When Bit 14 is reset to '0' the Elapsed timer is halted. Setting bit 14 to '1' resumes count of Elapsed timer from the current value.
- Bit 13 ELT External Signal Enable (ELT EXT SIG ENB)
Setting Bit 13 enables the external signal for the Elapsed Timer Clock. Clearing Bit 13 selects the internal 1 MHz clock.



NOTE: The external clock may not exceed 1 MHz as unpredictable timing will occur.

- Bit 12 Reset Elapsed Timer (RST ELT)
When reset to 0, Bit 12 clears the Elapsed Timer. Bit 12 must be set if the user is writing to this register and doesn't wish to reset the ELT.

Bit 11	ELT Write Control (ELT READ) When set to 1, the ELT LOWD and ELT HIWD Real-Time Control Registers are loaded with the current ELT value.
Bits 10-0	Reserved

7.4.10 Chronological Monitor Control Register 18 *hex*

The Chronological Monitor Control Register starts and stops the monitor. The monitor is started by writing a value of '8' to this register.



NOTE: Before the monitor can be started, the address of the first monitor buffer must be loaded into the Real-Time Register at 1408 *hex*.

The monitor is stopped by writing a value of '0' to this register. Writing a value of 18 *hex* allows the monitor to record 1553 command words that may contain protocol errors and permits the capture of all bus traffic. If Bit 4 is not set, only messages with valid commands can be monitored.




Figure 7-18 Chronological Monitor Control Register

Bits 15-5	Reserved
Bit 4	Error Enable. When set to '1' the CM will monitor all traffic. When reset to '0' the CM will only monitor messages with valid command words.
Bit 3	CM Start. When set to '1' the CM will start recording data in the buffer pointed to by the Real-Time Control Register 1408 <i>hex</i> .
Bits 2-0	Reserved

7.4.11 Amplitude Register 19 *hex*




Figure 7-19 Amplitude Register

Bits 15-8 Reserved

Bits 7-0 Amplitude

Vary the waveform amplitude by writing an eight-bit hexadecimal value (0 - FF) to Register 19. Set to FF *hex* by configuration data at power-up.



NOTE: The standard GLD-VXI product does not support this feature. Bus voltage has two possible setting ranges depending upon the type of bus coupling chosen. Uploading the microcode to the board during the Getting Started procedure sets the defaults of 10 V to direct coupled and maximum voltage. The range for direct coupling is 0-10 V peak-to-peak. The range for transformer coupling is 0-30 V peak-to-peak. The value in the Amplitude Register is a percentage of maximum output level. To get a voltage correlation, measurements must be made at the 1553 stub connection with external instrumentation.

Actual bus voltages will vary depending on such factors as bus loading, cable lengths, etc.

7.4.12 Relay Register 1A *hex*




Figure 7-20 Relay Register

- Bits 15-3 Reserved
- Bit 2 Direct/Transformer Coupling.
Set to '1' for Direct Coupling
Set to '0' for Transformer Coupling.
- Bit 1 Termination Option.
Set to '1' for Internal Termination
Reset to '0' for External Termination.
- Bit 0 Internal/External Bus Connection.
Set to '1' for Internal Bus Connection
Reset to '0' for External Bus Connection.
- The internal connection is used during self-test and should be used by software while configuring the channel to avoid unwanted 1553 effects during setup.

To connect to the 1553 bus, select a value from Table 7-5:

Table 7-5 Relay Settings

Coupling	Termination	1553 Bus	Value
Direct	Internal	Connected	0006 <i>hex</i>
Direct	Internal	Disconnected	0007 <i>hex</i> (default, set when microcode is uploaded to the channel)
Direct	External	Connected	0004 <i>hex</i>
Direct	External	Disconnected	0005 <i>hex</i>
Transformer	Internal	Connected	Do not use, need an external transformer bus coupler.
Transformer	Internal	Disconnected	Do not use
Transformer	External	Connected	0000 <i>hex</i>
Transformer	External	Disconnected	0001 <i>hex</i>

The default value is 0007 *hex*, which means the board is not connected to the 1553 bus.

7.4.13 Threshold Register 1B *hex*




Figure 7-21 Threshold Register

Bits 15-8 Reserved

Bits 7-0 Threshold

Vary the input threshold voltage by writing an eight-bit hexadecimal value (0-FF) to Register 1B. Set to FF *hex* by configuration data at powerup. A value of '0' sets the threshold at 0 Volts; value of FF *hex* sets the threshold at approximately 3 Volts.



NOTE: Accessing this register affects only those boards supporting this feature. The value is only a percentage of the 3 Volt maximum threshold. Testing for voltage correlation depends on traffic, loading of 1553 bus and location of connection to traffic sources. Therefore, absolute values must be measured at the 1553 stub with external instrumentation..

7.4.14 Reset Register 1C *hex*

The Reset Register resets the GLD-VXI, affecting only register data structures set up in the processor. All memory structures are left alone.

RESETTING THE GLD-VXI:

- Halts BC, RT and CM operations
- Resets BC Error Control Register bits to their default values:
 - Stop on Protocol Error
 - Stop on Status Exception
 - Do not interrupt on Protocol Error
 - Do not interrupt on Status Exception
 - Disable BC error injection (GLD-VXI only)
- Resets the Terminal Fail-safe Timer
- Ignores the remainder of a message in progress on the 1553 data bus
- Turns off any pending interrupts
- Resets the interrupt queue to 1200 hex, WRITES 0000 to each word of the interrupt queue. And WRITES the forward and reverse links to the interrupt queue

To perform a RESET, WRITE any hexadecimal value (0-FFFF).

7.4.15 Memory Address Register 1D *hex*

Use Register 1D *hex* to address memory and, in conjunction with the AND or the OR Register, to set or reset bits. The Memory Address Register contains the value of the address to be modified. Perform a WRITE to Register 1D *hex* before performing the appropriate “AND” or “OR” function. For example usage, see the definitions for Function registers 15 *hex* (AND) and 16 *hex* (OR).

7.4.16 Buslist Instruction Address Register 1E *hex*

Any WRITE to this register will cause the currently executing buslist instruction pointer to be written to the Real-Time Control Buslist Instruction register (at memory location 1418 *hex*).

7.4.17 BC Start Trigger Control Register 1F *hex*

This register enables and disables the BC Start Trigger option. The bus controller's buslist start address must also be written to the BC Start Trigger Address Register (141A *hex*).




Figure 7-22 BC Start Trigger Control Register

- Bit 15 BC Start Trigger Enable (BC STA TRIG ENA)
 If '1', the start trigger option is enabled
 If '0', the start trigger option is disabled
- Bits 14-0 Reserved

APPENDIX A

SPECIFICATIONS

A.1 Hardware Specifications

Hardware Compatibility:	MIL-STD-1553
Physical Dimensions:	
B Size	6.299" x 9.173" (160 mm x 233 mm)
C Size	13.386" x 9.173" (340 mm x 233 mm)
Weight:	
B Size:	
Dual Channel	16 oz.
Single Channel	13 oz
C Size:	
Dual Channel	21 oz.
Single Channel	24 oz
Electrical Requirements:	
Single Channel Max Power	5 V @ 2.4 Amps +12 V @ .19 Amps -12 V @ .0125 Amps
Dual Channel Max Power	5 V @ 4.2 Amps +12 V @ .38 Amps -12 V @ .05 Amps
Temperature Range:	
Storage	-20° to 85° Celsius
Operation	0° to 55° Celsius
Humidity Range:	
Storage	0% to 95% (noncondensing)
Operation	10% to 90% (noncondensing)
Communication:	MIL-STD-1553A or B protocol
Data Size Supported:	Memory: D16, D32 Registers: D16 only
Addressing Modes Supported:	Memory: A24, A32 Registers: A16
Interface to Bus:	Transformer or Direct Coupling
Memory:	64 K words of Dual-Port RAM per channel

A.2 Board Dimensions





Figure A-1 GLD-VXI Size B Dimensions



This page intentionally left blank

Artisan Technology Group is an independent supplier of quality pre-owned equipment

Gold-standard solutions

Extend the life of your critical industrial, commercial, and military systems with our superior service and support.

We buy equipment

Planning to upgrade your current equipment? Have surplus equipment taking up shelf space? We'll give it a new home.

Learn more!

Visit us at [artisanng.com](https://www.artisanng.com) for more info on price quotes, drivers, technical specifications, manuals, and documentation.

Artisan Scientific Corporation dba Artisan Technology Group is not an affiliate, representative, or authorized distributor for any manufacturer listed herein.

We're here to make your life easier. How can we help you today?

(217) 352-9330 | sales@artisanng.com | [artisanng.com](https://www.artisanng.com)

