Artisan Technology Group is your source for quality new and certified-used/pre-owned equipment

- FAST SHIPPING AND DELIVERY
- TENS OF THOUSANDS OF IN-STOCK ITEMS
- EQUIPMENT DEMOS
- HUNDREDS OF MANUFACTURERS SUPPORTED
- LEASING/MONTHLY RENTALS
- ITAR CERTIFIED SECURE ASSET SOLUTIONS

SERVICE CENTER REPAIRS
Experienced engineers and technicians on staff at our full-service, in-house repair center

IntraView™ REMOTE INSPECTION
Remotely inspect equipment before purchasing with our interactive website at www.Instraview.com

WE BUY USED EQUIPMENT
Sell your excess, underutilized, and idle used equipment
We also offer credit for buy-backs and trade-ins
www.artisantg.com/WeBuyEquipment

LOOKING FOR MORE INFORMATION?
Visit us on the web at www.artisantg.com for more information on price quotations, drivers, technical specifications, manuals, and documentation

Contact us: (888) 88-SOURCE  |  sales@artisantg.com  |  www.artisantg.com
Hardware Manual For 1 to 2 Channel
MIL-STD-1553 Tester/Simulator
CompactPCI Interface Card

MN-65572TX-001

(Covering BU-65570T & BU-65572T)

The information provided in this User’s Guide is believed to be accurate; however, no responsibility is assumed by Data Device Corporation for its use, and no license or rights are granted by implication or otherwise in connection therewith.

Specifications are subject to change without notice.
## RECORD OF CHANGE

<table>
<thead>
<tr>
<th>Revision</th>
<th>Date</th>
<th>Pages</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>10/2001</td>
<td>All</td>
<td>Original Issue</td>
</tr>
<tr>
<td>B</td>
<td>3/2002</td>
<td>vii, 25</td>
<td>Corrections</td>
</tr>
<tr>
<td>C</td>
<td>2/2003</td>
<td>Fig 1</td>
<td>Additions</td>
</tr>
<tr>
<td>D</td>
<td>8/2005</td>
<td>5</td>
<td>Table 2 Update</td>
</tr>
<tr>
<td>E</td>
<td>8/2009</td>
<td>2</td>
<td>Added inlet air minimum to the system requirements. New manual format applied.</td>
</tr>
</tbody>
</table>
# TABLE OF CONTENTS

## 1 Preface

1.1 Text Usage

1.2 Special Handling and Cautions

1.3 Trademarks

1.4 Technical Support

## 2 Overview

2.1 What is included in this manual?

2.2 System Requirements

## 3 Hardware Installation

3.1 Card Pinout

3.2 Discrete I/O Connector “J1”

## 4 Driver Installation

4.1 Windows 95/98

4.2 Windows NT 4.0

4.3 Windows 2000

4.4 Hardware Configuration

## 5 DDC 1553 Card Manager for 95/98/2000

## 6 DDC 1553 Card Manager for Windows NT

## 7 Hardware Operation

7.1 General

7.2 Bus Controller Mode

7.2.1 Minor and Major Frames

7.2.2 BC Error Injection

7.2.3 Inserting Asynchronous Messages

7.2.4 BC Intermessage Routines

7.2.5 Response Timeout

7.3 RT Mode

7.3.1 RT Error Injection

7.3.2 RT Intermessage Routines

7.4 BC/RT Data Tables

7.5 Monitor Mode

7.6 Interrupts

7.6.1 BC Interrupt Generation

7.6.2 RT Interrupt Generation

7.6.3 Monitor Interrupts

7.7 Other Features
<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>7.7.1</td>
<td>Variable Amplitude Transceiver</td>
<td>32</td>
</tr>
<tr>
<td>7.7.2</td>
<td>IRIG-B Support</td>
<td>32</td>
</tr>
<tr>
<td>7.7.3</td>
<td>IRIG-B Specifications</td>
<td>33</td>
</tr>
<tr>
<td>7.7.4</td>
<td>Monitor DMA to Host Buffer</td>
<td>34</td>
</tr>
<tr>
<td>7.7.5</td>
<td>Software Control of Bus Configuration</td>
<td>34</td>
</tr>
<tr>
<td>7.7.6</td>
<td>Discrete Outputs</td>
<td>35</td>
</tr>
<tr>
<td>8</td>
<td>APPENDIX A</td>
<td>36</td>
</tr>
<tr>
<td>9</td>
<td>APPENDIX B</td>
<td>37</td>
</tr>
<tr>
<td>9.1</td>
<td>Acronyms</td>
<td>37</td>
</tr>
<tr>
<td>10</td>
<td>INDEX</td>
<td>38</td>
</tr>
</tbody>
</table>
# LIST OF FIGURES

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Figure 1</td>
<td>40-Pin “J1” Discrete I/O Connector</td>
<td>4</td>
</tr>
<tr>
<td>Figure 2</td>
<td>Found New Hardware</td>
<td>6</td>
</tr>
<tr>
<td>Figure 3</td>
<td>Search for Driver</td>
<td>7</td>
</tr>
<tr>
<td>Figure 4</td>
<td>Specify Driver Location</td>
<td>7</td>
</tr>
<tr>
<td>Figure 5</td>
<td>Found Driver</td>
<td>8</td>
</tr>
<tr>
<td>Figure 6</td>
<td>Finished Install of Driver</td>
<td>9</td>
</tr>
<tr>
<td>Figure 7</td>
<td>Confirm Driver Installation</td>
<td>9</td>
</tr>
<tr>
<td>Figure 8</td>
<td>Welcome Screen</td>
<td>11</td>
</tr>
<tr>
<td>Figure 9</td>
<td>Software License Agreement</td>
<td>11</td>
</tr>
<tr>
<td>Figure 10</td>
<td>Destination Location</td>
<td>12</td>
</tr>
<tr>
<td>Figure 11</td>
<td>Component Selection</td>
<td>12</td>
</tr>
<tr>
<td>Figure 12</td>
<td>Program Folder Selection</td>
<td>13</td>
</tr>
<tr>
<td>Figure 13</td>
<td>Setup Complete</td>
<td>13</td>
</tr>
<tr>
<td>Figure 14</td>
<td>Restart Computer</td>
<td>14</td>
</tr>
<tr>
<td>Figure 15</td>
<td>Found New Hardware</td>
<td>15</td>
</tr>
<tr>
<td>Figure 16</td>
<td>Search for Driver</td>
<td>15</td>
</tr>
<tr>
<td>Figure 17</td>
<td>Specify Driver Location</td>
<td>16</td>
</tr>
<tr>
<td>Figure 18</td>
<td>Found Driver</td>
<td>17</td>
</tr>
<tr>
<td>Figure 19</td>
<td>Finished Install of Driver</td>
<td>17</td>
</tr>
<tr>
<td>Figure 20</td>
<td>Control Panel</td>
<td>19</td>
</tr>
<tr>
<td>Figure 21</td>
<td>DDC 1553 Card Manager</td>
<td>20</td>
</tr>
<tr>
<td>Figure 22</td>
<td>Card Manager Modify</td>
<td>20</td>
</tr>
<tr>
<td>Figure 23</td>
<td>Control Panel</td>
<td>22</td>
</tr>
<tr>
<td>Figure 24</td>
<td>DDC 1553 Card Manager</td>
<td>23</td>
</tr>
<tr>
<td>Figure 25</td>
<td>Device Driver Status</td>
<td>23</td>
</tr>
<tr>
<td>Figure 26</td>
<td>Modify Device</td>
<td>24</td>
</tr>
<tr>
<td>Figure 27</td>
<td>Sample IRIG Signal Timing</td>
<td>33</td>
</tr>
</tbody>
</table>
LIST OF TABLES

Table 1. J2: 1553 Bus 'D' Connector ................................................................. 4
Table 2. J1: Discrete I/O .................................................................................... 5
1 PREFACE

This manual uses typographical conventions to assist the reader in understanding the content. This section will define the text formatting used in the rest of the manual.

For the full text of this manual, **BU-65572T** will be used to identify both the **BU-65572T** and the **BU-65570T**. In those cases where there is a difference, the appropriate part number will be identified.

1.1 Text Usage

- **BOLD** – text that is written in bold letters indicates important information and table, figure, and chapter references.
- **BOLD ITALIC** – will designate DDC Part Numbers.
- **Courier New** – is used to indicate code examples.
- <…> - Indicates user entered text or commands.

1.2 Special Handling and Cautions

The **BU-65572T-300** uses state-of-the-art components, and proper care should be used to ensure that the device will not be damaged by Electrical Static Discharge (ESD), physical shock, or improper power surges and that precautions are taken to avoid electrocution.

Turn off power to the PC and unplug from wall.

**NEVER** insert or remove card with power turned on.

Ensure that standard ESD precautions are followed. As a minimum, one hand should be grounded to the power supply in order to equalize the static potential.

Do not store disks in environments exposed to excessive heat, magnetic fields or radiation.
1.3 Trademarks

All trademarks are the property of their respective owners.

1.4 Technical Support

In the event that problems arise beyond the scope of this manual, you can get in touch with DDC by calling:

Customer support:
1-800-DDC-5757, ext. 7771

Headquarters:
1-631-567-5600, ext. 7771

Fax: 1-631-567-5758 to the attention of DATA BUS Applications.

Regional Offices:

USA & Canada:

East of the Mississippi River:
Tel: (631) 567-5600 Fax: (631) 567-7358

West of the Mississippi River:
Tel: (714) 895-9777 Fax: (714) 895-4988

Europe:

Tel: 44 (1635) 811140 Fax: 44 (1635) 32264

Asia/Pacific:

Tel: 81 (3) 3814-7688 Fax: 81 (3) 3814-7689

DDC also has an Internet World Wide Web site, which allows customers to easily download new revisions of software and documentation. The Internet address is www.ddc-web.com.
2 OVERVIEW

The **BU-65572T** provides full, intelligent interfacing between one or two MIL-STD-1553 Data Buses and a CompactPCI Bus. The **BU-65572T** is packaged on a 3U, 32-Bit CompactPCI Form Factor printed circuit board with a PCI bus interface. Features of the board include:

- Plug-and-Play (PnP) compatible for easy installation
- Onboard processor operating at 40Mhz
- 128 Kbytes of on-board Program RAM
- 128 Kbytes of shared static RAM per installed channel
- DMA transfer of monitored data to host data buffer
- IRIG-B time tagging combined with 32-bit onboard time tag counter
- Software configuration of bus connection
- Software configuration of bus loading
- Variable output transceivers, 0 – 20 volts nominal with 4096 incremental steps

Application software has the capability to simulate Bus Controller, all 31 Remote Terminals, and Monitor simultaneously on each of the installed buses. There is additional capability to synchronize the onboard time tags of all of the operating cards with one command. Included with each **BU-65572T** CompactPCI Card is the DDC Menu and the Run Time Library with example source. The library supports ‘C’ and LabView® programming. All software and updates are posted on the DDC website.

2.1 What is included in this manual?

This manual contains a detailed installation guide for the **BU-65572T** CompactPCI Card and a complete listing of the software supplied with the card. The RTL Library, DLL, and Driver installations for Windows® 95, 98, Windows NT®, and Windows 2000 will be covered in this manual.

The library software provides a level of abstraction such that it is not necessary to understand the operation of the chip set.
2.2 System Requirements

A CompactPCI compatible Backplane with an 80386 or better host CPU.

Windows 95, 98, NT, or 2000 operating system.

One available CompactPCI Peripheral Slot in the Backplane.

cPCI slot must provide inlet air at 1 m/s minimum with a temperature between 0°C to 55°C.
3 HARDWARE INSTALLATION

The **BU-65572T** card is a CompactPCI Peripheral device and may be inserted into any PICMG 2.0 R3.0 or higher, compatible slot. When installing the card, the following should be observed:

**NEVER** insert or remove the card with the power turned on.

**ALWAYS** take proper precautions to guard against static damage. Use a wrist strap if available, or ensure proper static grounding by touching the power supply cover **WITH POWER OFF**.

Insert the card into the guide rails within the CompactPCI subrack and then gently press the card into the Backplane connector. Secure with proper hardware.

Make sure that adjacent cabling and wiring do not hinder the airflow around the card.

The **BU-65572T** does not contain any configuration jumpers for selection of bus connection. Selection of direct or transformer coupling is performed by way of functions provided in the RTL. In addition to this, there are no jumpers needed for card installation, as the **BU-65572T** is a true Plug and Play design. Interrupts and memory selections will be performed by the operating system as the boot system progresses.

3.1 Card Pinout

This section describes pinouts for the card. The card has two front panel connectors, a DB-9 that is used for 1553 Bus I/O and a 40 pin Mini-D connector that is used for TTL, power and IRIG signals. The pinouts for these connectors are shown in following figures.

**NOTE:** All ground returns are connected to the chassis ground.
## 3.2 Discrete I/O Connector “J1”

Model BU-65570T includes a Front-Panel mounted Discrete I/O connector “J1”. This connector (Soldered on the board) is a 40-Pin “Subminiature D Type” (Amp P/N 787170-4). Pin numbering designations for “J1” are as shown below.

<table>
<thead>
<tr>
<th>Pin</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>CH1_TXA_L</td>
</tr>
<tr>
<td>2</td>
<td>CH1_TXA</td>
</tr>
<tr>
<td>3</td>
<td>CH1_TXB</td>
</tr>
<tr>
<td>4</td>
<td>CH1_TXB_L</td>
</tr>
<tr>
<td>5</td>
<td>GND (connected to shell)</td>
</tr>
<tr>
<td>6</td>
<td>CH2_TXA_L</td>
</tr>
<tr>
<td>7</td>
<td>CH2_TXA</td>
</tr>
<tr>
<td>8</td>
<td>CH2_TXB</td>
</tr>
<tr>
<td>9</td>
<td>CH2_TXB_L</td>
</tr>
</tbody>
</table>

(As viewed from BU-65570T Front-Panel)

**Figure 1. 40-Pin “J1” Discrete I/O Connector**
## Table 2. J1: Discrete I/O

<table>
<thead>
<tr>
<th>Pin</th>
<th>Description</th>
<th>Pin</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Chassis Ground</td>
<td>21</td>
<td>Chassis Ground</td>
</tr>
<tr>
<td>2</td>
<td>IRIG-In</td>
<td>22</td>
<td>IRIG Mod</td>
</tr>
<tr>
<td>3</td>
<td>Chassis Ground</td>
<td>23</td>
<td>Chassis Ground</td>
</tr>
<tr>
<td>4</td>
<td>Channel 2 BC Trigger Out</td>
<td>24</td>
<td>Channel 2 Monitor Trigger In</td>
</tr>
<tr>
<td>5</td>
<td>Channel 2 BC Trigger In</td>
<td>25</td>
<td>Channel 2 Monitor Trigger Out</td>
</tr>
<tr>
<td>6</td>
<td>Chassis Ground</td>
<td>26</td>
<td>Chassis Ground</td>
</tr>
<tr>
<td>7</td>
<td>Channel 2 Discrete Out 5</td>
<td>27</td>
<td>Channel 2 Discrete Out 7</td>
</tr>
<tr>
<td>8</td>
<td>Channel 2 Discrete Out 6</td>
<td>28</td>
<td>Channel 2 Discrete Out 8</td>
</tr>
<tr>
<td>9</td>
<td>Chassis Ground</td>
<td>29</td>
<td>Chassis Ground</td>
</tr>
<tr>
<td>10</td>
<td>Chassis Ground</td>
<td>30</td>
<td>Chassis Ground</td>
</tr>
<tr>
<td>11</td>
<td>+5 Volts</td>
<td>31</td>
<td>+5 Volts</td>
</tr>
<tr>
<td>12</td>
<td>+5 Volts</td>
<td>32</td>
<td>+5 Volts</td>
</tr>
<tr>
<td>13</td>
<td>Chassis Ground</td>
<td>33</td>
<td>Chassis Ground</td>
</tr>
<tr>
<td>14</td>
<td>Chassis Ground</td>
<td>34</td>
<td>Chassis Ground</td>
</tr>
<tr>
<td>15</td>
<td>Channel 1 Discrete Out 1</td>
<td>35</td>
<td>Channel 1 Discrete Out 3</td>
</tr>
<tr>
<td>16</td>
<td>Channel 1 Discrete Out 2</td>
<td>36</td>
<td>Channel 1 Discrete Out 4</td>
</tr>
<tr>
<td>17</td>
<td>Chassis Ground</td>
<td>37</td>
<td>Chassis Ground</td>
</tr>
<tr>
<td>18</td>
<td>Channel 1 BC Trigger Out</td>
<td>38</td>
<td>Channel 1 Monitor Trigger In</td>
</tr>
<tr>
<td>19</td>
<td>Channel 1 BC Trigger In</td>
<td>39</td>
<td>Channel 1 Monitor Trigger Out</td>
</tr>
<tr>
<td>20</td>
<td>Chassis Ground</td>
<td>40</td>
<td>Chassis Ground</td>
</tr>
</tbody>
</table>
4 DRIVER INSTALLATION

4.1 Windows 95/98

If you have Windows 95/98 continue with the following installation instructions. If you are using another operating system, skip to the relevant installation section.

1) Install the card as described in the beginning of the HARDWARE INSTALLATION section.

2) Turn on the computer.

3) The Add New Hardware Wizard window will appear after boot-up:

![Add New Hardware Wizard](image)

**Figure 2. Found New Hardware**

4) Click on the **Next** button.
5) Click on Search for the best driver for your device.

6) Click on the **Next** button.

**Figure 3. Search for Driver**

**Figure 4. Specify Driver Location**
7) Insert the BUS-69068 Installation Disk.

8) Select the Floppy disk drives option.

9) Select the Specify a location option.

10) Type the path of the BUS-69068 Installation Disk; i.e. A:\

11) Click on the Next button to locate the BU-65572T-300 device driver.

![Found Driver](image)

**Figure 5. Found Driver**

12) Click on the Next button to install the device driver.
13) Click on the Finish button to confirm the installation.
14) Click on the Finish button to close the Add New Hardware Wizard.

15) Continue configuring the device by installing the BUS-69068 RTL software, which includes the DDC 1553 Card Manager.


4.2 Windows NT 4.0

If you have Windows NT 4.0, continue with the following installation instructions. If you are using another operating system, skip to the relevant installation section.

**NOTE:** User must have administrator rights when using Windows NT.

1) Install the card as described in the previous HARDWARE INSTALLATION section.

2) Turn on the computer.

3) Insert the **BUS-69068 Installation Disk** into the floppy drive.

4) Click on the Windows **Start** button.

5) Click on **Run**.

6) In the Open window type A:\Setup.exe.

7) Click **OK**.

8) Follow any instructions that may appear on the screen. The computer will need to be rebooted for the device driver to run.
9) The setup screen shows the software you are about to install. Click the **Next** button to start the installation process.

10) Read the license agreement, and click the **Yes** button. If you do not accept the license agreement, the Setup application will end.
11) This screen shows where the software will be installed. You can accept the default folder, or choose your own destination by clicking the **Browse** button. After the location is selected, click **Next** to continue.
12) Select which components you want installed and click the **Next** button to continue.

![Select Program Folder](image1.png)

**Figure 12. Program Folder Selection**

13) Select the program folder location where Icons are to be installed. Click the **Next** button to continue.

![Setup Complete](image2.png)

**Figure 13. Setup Complete**
14) Click the Finish button to finish the installation.

![Setup Complete](image)

Figure 14. Restart Computer

15) Once the computer has rebooted, start the card manager dialog and Click the Driver button. Proceed with the DDC 1553 Card Manager instructions for Windows NT.

4.3 Windows 2000

If you have Windows 2000 continue with the following installation instructions. If you are using another operating system, skip to the relevant installation section.

**NOTE:** User must have administrator rights when using Windows 2000.

1) Install the card as described in the beginning of the HARDWARE INSTALLATION section.

2) Turn on the computer.

3) The Found New Hardware Wizard window will appear after boot-up:
4) Click on the **Next** button.

5) Click on **Search for a suitable driver for my device.**
6) Click on the **Next** button.

![Found New Hardware Wizard]

**Figure 17. Specify Driver Location**

7) Insert the BUS-69068 Installation Disk.

8) Select the **Floppy disk drives** option.

9) Select the **Specify a location** option.

10) Type the path of the *BUS-69068 Installation Disk*; i.e. A:\

11) Click on the **Next** button to locate the BU-65572T-300 device driver.
12) Click on the **Next** button to install the device driver.

13) Click on the **Finish** button to confirm the installation.

14) Continue configuring the device by installing the BUS-69068 RTL software or the BUS-69065 TestSim Menu which includes the **DDC 1553 Card Manager**.
4.4 Hardware Configuration

The **BU-65572T** is a CompactPCI device, and as such does not require any jumpers or switches to set the base address or interrupt values. The job of configuration for Plug-and-Play PCI configuration is performed by the system BIOS. During the initial power on boot process, the BIOS performs an enumeration of the PCI bus and locates a configuration in the system that satisfies the card requirements. The card communicates to the BIOS how much memory it requires, the interrupts that it supports, and any other operating parameters that the system needs to know by way of configuration registers built into the card. These registers are configured at the factory to contain the optimum values for the operation of the **BU-65572T**. There is no need for the user to provide a specific memory location or size, or have to juggle interrupts to get their card installed. The **BU-65572T** CompactPCI card and software drivers allow for shared interrupts, thus simplifying the installation and reducing the risk of device conflicts.

Once the card has been properly installed, its configuration information is written to the Windows Registry. The card information stored in the Registry is accessed and controlled through the use of the **DDC 1553 Card Manager**. The **DDC 1553 Card Manager** may be used to view the status of installed cards, check current software driver revisions, and map an installed card to a device number. In order to access an installed card you **must** assign it a device number. Setting up the **DDC 1553 Card Manager** is shown in the RTL (BUS-69068) manual, Test/Sim GUI (BUS-69065) manual and the following section.
5 DDC 1553 CARD MANAGER FOR 95/98/2000

Once you have installed the hardware and software, you are now ready to configure the device. Device configuration is performed through the use of the **DDC 1553 Card Manager** located in the **Windows Control Panel**. The following are basic instructions to configure a card in Windows 95/98 and 2000. If you are using Windows NT skip to the NT section.

The DDC 1553 Card Manager is used to set a device number (logical number) for the card you are using. This number is used by the RTL to identify the card. By default an installed card will have a Device number of none. The user must select a number from 0 to 31.

1) **Turn on the computer.**

2) **Open the Windows Control Panel by clicking on the Start button.** Then click on the **Settings** option. Finally, click on **Control Panel**.

![Figure 20. Control Panel](image)

3) **Double-Click on the DDC 1553 Card Manager icon** (circled in the screen image above).
4) Select an installed Device (i.e. **BU-65572T-300**) and click the **Modify** button.

**NOTE:** Each card must be assigned to a unique (unused) device number from 0 to 31; card numbers cannot be shared.

The **Logical Device Number** window will appear:

5) Unselect the **None** option by clicking on the drop down list.

6) Next, select a device number to associate with the card by clicking on the list box and choosing a device number.
7) When finished, click on the **OK** button.

8) The **DDC 1553 Card Manager** window should display the device with a device number mapped to the card. The card status should read Device Ready.

9) Click on the **Close** button to complete card configuration. The card is now ready for use.
6 DDC 1553 CARD MANAGER FOR WINDOWS NT

Once you have installed the hardware and software, you are now ready to configure the device. Device configuration is performed through the use of the DDC 1553 Card Manager located in the Windows Control Panel. The following are basic instructions to configure a card in Windows NT.

The DDC 1553 Card Manager is used to set a device number (logical number) for the card you are using. This number is used by the RTL to identify the card. By default an installed card will have a Device number of none. The user must select a number from 0 to 31.

1) Turn on the computer.

2) Open the Windows Control Panel by clicking on the Start button. Then click on the Settings option. Finally, click on Control Panel.

3) Double-Click on the DDC 1553 Card Manager icon (circled in the screen image above).

Figure 23. Control Panel

3) Double-Click on the DDC 1553 Card Manager icon (circled in the screen image above).
3) Click on the **Driver** button to specify the driver type of the card.

*Note:* Each card must be assigned to a unique (unused) device number from 0 to 31; card numbers cannot be shared.

4) From the list of drivers, select the type for your card (your choices for driver are Tester/Simulator PCI (**BU-65572T**) or Tester/Simulator PCMCIA (**BU-65538**) and click on the **Start** button to start the driver.

5) Click the **Close** button to close the window.

6) Select the device you have installed and click on the **Modify** button. This will bring up the Modify Device window. In this window you must select a card number (Logical Device Number) for your device. Click on the drop down box for Device Number and select a number.

---

**Figure 24. DDC 1553 Card Manager**

**Figure 25. Device Driver Status**
Figure 26. Modify Device

**Note:** If a previously assigned device number is selected, and the **Prompt on Replace** option is checked on the **DDC 1553 Card Manager** the following warning will appear. Clicking on **Yes** will overwrite the previously assigned device number. If the **Prompt on Replace** option was not selected, a warning will not be displayed and the new device number will automatically overwrite the previously assigned device number.

7) After selecting a Device Number, click on the **Ok** button. Your device is now set and ready to use. To exit out of the **DDC 1553 card Manager** click on the **Close** button.
7 HARDWARE OPERATION

7.1 General

The **BU-65572T** is the next generation DDC CompactPCI Tester/Simulator which can simultaneously simulate a MIL-STD-1553 BC, all RTs, and an intelligent MT simultaneously on two 1553 buses.

Full error detection features are provided in all modes of operation. In addition, user specified errors including bit count and Manchester II errors may be injected in BC and any of the emulated RT modes.

Operational characteristics of the **BU-65572T** such as variable output voltage level (**BU-65572T ONLY**), bus termination, and coupling configuration are all software controllable using functions provided in the software library.

7.2 Bus Controller Mode

The **BU-65572T** Bus Controller supports all MIL-STD-1553B message formats. Up to 1024 unique receive, transmit, mode code, and RT to RT messages may be defined at one time for each of the installed channels. A frame can contain up to 1024 unique messages.

Programmable attributes within a message include time to next message, bus (channel A or channel B), intermessage routines, and injected error. The time to next message defines the time from the start of the present message to the start of the next message. The time to next message is programmable up to 65,535 µsec in 1-µsec increments.

7.2.1 Minor and Major Frames

The execution of messages is controlled by a message list referred to as a frame. The frame specifies the contents and timing of complete communication runs by the BC. Each entry in the frame is either a reference to a message or a special frame symbol. The entire frame is referred to as a major frame and is divided into minor frames each of equal time duration.

Loading message ID handles into an U16BIT array specifies a frame. Each message ID uniquely identifies a message that was previously defined by the function ddcDefMessage. Other elements that can be placed into a frame list are ‘Frame Symbols’. The frame symbols identify
special operations that should be performed at that point. For example the symbol ‘END_OF_MINOR’ specifies that the BC must stop message processing until the minor frame time counter expires. Then, once the timer expires, the counter is reset with the Minor frame time, and the next message in the list will be processed.

Every frame list must have at least one entry of ‘END_OF_MAJOR’.

The minor frame time is based on a programmable 32-bit counter with 1 μsec resolution. The BU-65572T supports major frames of up to 1024 messages per installed channel, with a period of up to 72 minutes.

7.2.2 BC Error Injection

Error conditions may be injected on a message by message basis. The BU-65572T supports three categories of injected BC Errors: length errors, encoding errors, and gap errors. Length Errors include both word count errors and bit count errors. Word Counts of -32 to +1 words may be programmed. Bit counts of +3, +2, +1, -3, -2, or -1 bit may be programmed on any word within the message.

Encoding errors are implemented though the use of two simple yet powerful mechanisms for modifying the output of the BU-65572T’s Manchester encoder. The two modifying functions are glitch and inverse. A glitch error will force the output of the encoder to an idle bus condition for the specified period of time.

An inverse error will invert the output of the encoder for the specified period of time. The word number, starting time, and width specify the placement of the error. The error may be placed in any word within the message and its starting time may be programmed in 500 nsec increments with a width of up to 3.0 μsec. This error injection is capable of generating a host of errors including invalid sync patterns, parity errors, and Manchester bi-phase errors.

A gap of 3 to 32 μsec (measured mid-parity crossing to mid-sync crossing) may be inserted between any two words in a message. This allows for a "dead time" gap between words of 1, 2, or 3 μsec.

7.2.3 Inserting Asynchronous Messages

The BU-65572T allows an asynchronous message to be inserted while the card is running. The inserted message will be executed upon
completion of the current message. The user may define an asynchronous message after the END_OF_MAJOR frame symbol or choose a message in the active frame. The message is inserted into the running frame by calling the ‘ddcInsertMessage’ routine. The hardware does all of the work.

It should be noted that if enough messages are inserted into a minor frame, the messages could overrun the minor frame time. In this case, all of the messages will be processed, and the first message of the next minor frame will occur immediately.

7.2.4 BC Intermessage Routines

Upon completion of a BC message, the **BU-65572T** 's on-board processor will execute up to 2 intermessage routines. Intermessage routines are used to implement automatic retries on failed messages as well as other “end of message” functions. The Tester Simulator Menu Manual, Appendix B provides a summary of the **BU-65572T** 's intermessage routines.

Intermessage routines are also used to signal the user application that an interrupt has been generated. This can occur at the end of a message for BC operation, when a data table has been accessed in RT operation, or when the Monitor stack is 1/3 full.

Another use of intermessage routines is to signal external hardware that a specific event occurred. As messages are being processed by the **BU-65572T**, discrete signals can be set and cleared at the 40 pin ‘D’ connector. These discretes can be used to synchronize an oscilloscope or other external device.

There are also intermessage routines that will listen at the ‘D’ connector for inputs that can be used to initiate operations in the **BU-65572T**.

7.2.5 Response Timeout

The **BU-65572T** BC, RT’s and MT support programmable response timeout values ranging from 2 to 29 µsecs in 1-µsec increments.

7.3 RT Mode

The **BU-65572T** can simultaneously simulate the operation of 31 unique remote terminals (RTs) plus a broadcast address for each of the installed
channels. The **BU-65572T** maintains "last status" and "last command" words allowing for full support of transmit last command and transmit status mode commands. The **BU-65572T** supports full RT command illegalization for each transmit or receive message based on RT address and sub-address. In addition, individual mode commands may be illegalized.

### 7.3.1 RT Error Injection

Error conditions may be injected on an individual RT/SA basis. The **BU-65572T** supports five categories of injected RT errors: length errors, encoding errors, gap errors, status address errors, and response errors. Length errors include both word count errors and bit count errors. Word counts of -32 to +1 words may be programmed. Bit counts of +3, +2, +1, -3, -2, or -1 bit may be programmed on any word within the message.

Error specifications are attached to the data tables that are mapped to a RT and Sub-address combination. This provides for a large number of possibilities for injecting errors. An application can map more than one data table to any given RT/SA combination. This means that the RT can respond with different errors each time it is accessed.

Encoding errors are implemented though the use of two simple yet powerful mechanisms for modifying the output of the **BU-65572T**'s Manchester encoder. The two modifying functions are glitch and inverse. A glitch will force the output of the encoder to an idle bus condition for the specified period of time. An inverse will invert the output of the encoder for the specified period of time. The word number, starting time, and width specify the placement of this error. The error may be placed in any word within the message. The starting time is programmed in 500 nsec increments from the beginning of the specified word. The width of the error is specified in 50 nsec increments up to 3 μsec. This error injection scheme lends itself to generating a host of errors including invalid sync patterns, parity errors, and Manchester bi-phase errors.

A gap of 3, 4, or 5 μsec (measured mid parity crossing to mid-sync crossing) may be inserted between any two words in message. This allows for a "dead time" gap between words of 1, 2, or 3 μsec. A status address error may be injected in which the RT responds with a status word containing a RT address, which does not match the terminal's RT address. The RT may be programmed to respond with any value from zero to 31 in its status response, excluding the current terminal address.
The **BU-65572T** supports three types of response errors: no response, a late response, or a response on the wrong bus. No response errors may be programmed for a single bus (Bus A or Bus B) or for both buses. Injecting a no response error on one bus provides a simple mechanism for testing bus controller retry conditions. A late response may be programmed in the range of 12 to 30 μsecs in 1 μsec increments.

### 7.3.2 RT IntermESSAGE Routines

The RT section of the **BU-65572T** also supports intermessage routines. Upon completion of a RT message the **BU-65572T**'s on-board processor executes two intermessage routines. The data table that was used by the RT for a given message specifies which intermessage routines will be executed. Refer to the Tester Simulator Menu Manual, Appendix B for a summary of the **BU-65572T**'s intermessage routines.

As with the Bus Controller operation, the RT intermessage routines specify special actions to take place at the end of the current message processing. One of the more common actions that are taken is to signal the application that the hardware completed the message by generating an interrupt to the system. Other actions will cause discretes to be set or cleared and data tables to be swapped. Since each RT / Sub-address can be assigned a block of data tables, each message to the RT can result in different actions being taken.

### 7.4 BC/RT Data Tables

For each of the installed 1553 channels, the **BU-65572T** maintains 1024 data tables within the shared RAM. Each data table may be up to 32 words in length. The total memory allocation for all data tables is restricted to 12K words. These data tables are common to both BC and RT. Internal lookup tables map each RT address, T/R, sub-address combination (RT mode) and message number (BC mode) to a chosen data table. Data tables may be read or written to in real time by the user (‘ddcReadData’ or ‘ddcWriteData’) and may be either single or double buffered. Double buffering can be used to avoid the memory access contention that occurs when the PC’s application and the 1553 bus access data tables simultaneously. The **BU-65572T** provides an optional block data mode in which the data table number associated with a given RT message is incremented after completion of the message. The block data mode is implemented as a circular data structure. Each RT command (RT address, T/R, and sub-address) has three data table numbers associated with it: first, last, and current. The current data table number will be incremented after completion of message until the value
of ‘last’ is reached, at which point the current table number will roll over to the value of first. The incrementing of the current data table is accomplished through the use of an intermessage routine.

7.5 Monitor Mode

The **BU-65572T** contains an independent message monitor for each bus with the ability to filter messages in real time. Monitor selection or filtering is performed through the use of a lookup table based on the RT address, T/R, and sub-address of command words. Monitored messages are stored in the shared RAM on the **BU-65572T**, which allocates 12K words for the monitor stack. Each entry in the monitor stack contains a header followed by a variable number of data words. Contained with the message header are the receive/transmit command(s), receive/transmit status, message format, Bus (A or B), a capture flag, word count (actual number of words in the message), a detected error field, and a 32-bit time tag (1 µsec resolution).

The transfer of the messages from the card’s circular buffer to the host memory/disk is determined by the capture flag, which is set upon detection of a predefined event as specified by the ‘ddcCaptureEvent’ command. Capture events include immediate, command template match, exception, or trigger. The command template event is based on a 16-bit command word with a 16-bit mask. Exception events may be programmed for any exception: invalid command, invalid data, invalid status, gap preceding data, response time error, wrong RT address error, status set condition or an illegal command. The trigger event uses one of the two monitor input pins on the 40-pin D-type connector as a trigger input.

The **BU-65572T** supports DMA transfers using its PCI Bus Mastering Mode. The Monitor mode can autonomously transfer monitored data to host buffer without host CPU intervention. This greatly improves the efficiency of both the host and the **BU-65572T**.

7.6 Interrupts

For each of the installed channels, both the BC/RT and the Monitor may generate interrupts on a common output to the CompactPCI backplane (#INTA). The hardware interrupt vector used by the **BU-65572T** is selected by the Plug-and-Play capability of the CompactPCI backplane and BIOS. An important aspect of PCI interrupts is that they are sharable. This means that the **BU-65572T** can share an interrupt for all buses on the card and all **BU-65572T** cards in the computer.
As interrupts are generated, the **BU-65572T** device driver will acknowledge the interrupt by clearing the computer hardware and then enter an interrupt vector onto a queue that can contain up to 64 interrupt actions. Each vector in the queue will be sent by the system to the user application. This will only occur when the applications interrupt service routine (ISR) is completed processing all previous interrupts. This action ensures that the user ISR is not interrupted.

### 7.6.1 BC Interrupt Generation

BC interrupts may be enabled by a global interrupt mask for successful messages, communication errors, status set conditions, or on selected frame symbols (skip, break point, major frame, and minor frame symbols). The criteria for a status set condition are programmed globally through the status mask. The status mask allows any of the 16 bits within the RT status word to be ignored. The status mask affects the generation of interrupts as well as the detected error field that is stored in the message structure.

BC interrupts are issued by the intermessage routines associated with messages allowing for selective interrupt generation on a message by message basis. A two-word vector is pushed onto a circular queue for each interrupt request and is transparent to the user. The queue can hold up to 64 interrupt vectors; thus, the host computer is not required to immediately acknowledge the interrupt request.

### 7.6.2 RT Interrupt Generation

RT interrupts may be enabled by a global interrupt mask for transmit/receive messages with no message error, mode commands with no message error, transmit/receive messages with the message error bit set, or mode commands with the message error bit set.

RT interrupts are issued by intermessage routines associated with data tables allowing for selective interrupt generation on a message by message basis. A two-word vector pushed onto a circular queue for each interrupt and is transparent to the user. The queue can hold up to 64 interrupt vectors; thus, the host computer is not required to immediately acknowledge the interrupt request.
7.6.3 Monitor Interrupts

Monitor interrupts may be generated after each message is received or after one third of the monitor’s circular buffer has been filled (approximately 4K words). This allows for either real-time analysis or mass collection/storage of monitored data.

7.7 Other Features

7.7.1 Variable Amplitude Transceiver

The BU-65572T provides variable amplitude transceivers for each 1553 channel installed on the card. The output of the variable transceiver is software controllable in the range of 0.0 volts to 20.0 volts nominal. This range is covered in 4096 steps. The user application is able to modify this amplitude in real time by calling the ‘ddcSetAmp’ library function.

The transceiver outputs can be individually controlled for each of the installed channels, while the two transceivers for a given channel will be varied simultaneously. Functions for controlling the transceiver outputs are available in the ‘C’ library that is provided with the card.

7.7.2 IRIG-B Support

Inter-Range Instrument Group (IRIG) Standard 200-95 recognition is supported by the BU-65572T boards. The implementation of this standard into the 1553 tester/simulator board enables all messages to be tagged with time-of-day information, allowing accurate correlation between messaging on the 1553 bus and other hardware and software events that are occurring in the system. This is especially useful when trying to identify the cause of a system problem that may be directly related to message data sent over the 1553 bus. The IRIG-B timestamp for each of the installed channels may be individually selected. This allows one channel to use the internal 32 bit Time-Tag clock, while another channel will stamp the messages with the IRIG-B time. The IRIG-B timestamp, if enabled, will be combined with the internal timestamp to provide µsec accuracy.

When IRIG is enabled on the card, the monitor message header will contain two more words than in the previous versions. These two words, which are tacked onto the end of the header, specify the IRIG high and IRIG low words of the timestamp. A feature of adding new entries to the header is the ability to maintain the existing 32-bit internal time tag of the BU-65572T. When this feature is operating, the internal 32-bit time tag is...
reset to zero each time a new IRIG signal is received (about once per second). This means that the long term accuracy of the time tags is as good as the IRIG generator in the system.

### 7.7.3 IRIG-B Specifications

- Rate-scaled serial time code
- 1st word is time-of-year in BCD notation including days, hours, minutes, seconds, and fractions of seconds
- DDC Usage - Mode B, Not using Straight Binary Seconds
- Range = 1 Second to 1 Year
- The initial time is 0 days, 0 hours, 0 minutes, 0 seconds on January 1 of the present year
- Pulse Code Modulation on 1Khz carrier
- One full Time Code is received every second.

![Sample IRIG Signal Timing](image)

*Figure 27. Sample IRIG Signal Timing*
7.7.4 Monitor DMA to Host Buffer

The BU-65572T is fully compliant to the PCI standards for both Target and Master applications. As a PCI master, the BU-65572T is capable of performing DMA block data transfers from the monitor buffers on the card to a user buffer in the host memory. This will allow the transfer of data without interrupting the host processor, enabling it to perform other more important tasks.

When the application calls the ‘ddcEnableDma’ routine, the size of the DMA buffer must be specified. The DMA buffer size must be greater than 64K words. If it is not greater than this size, then the routine will return with an error. If the size of the DMA buffer is too large, than the system will not be able to allocate it and again the routine will fail. Since this buffer is dynamically allocated from non-swappable system resources, the DMA buffer size should not be too large. The buffer size can affect system operation if too much memory is requested.

The DMA buffer is not directly accessible to the application. All operations that will be performed on the DMA buffer must be made through the appropriate RLT routines.

7.7.5 Software Control of Bus Configuration

The BU-65572T has the capability of being connected to the bus as either Transformer Coupled or Direct Coupled. Transformer coupling enables the card to be connected to the 1553 bus with a long stub of up to 20 feet. Direct coupling requires that the card be connected to the 1553 bus by a stub of no more than 1 foot. The coupling configuration is dynamically configurable via functions provided in the ‘C’ library. Relays on the board are used to select the correct signal path, direct or transformer coupled for each of the installed channels.

This card also has the capability of modifying the bus termination to one of three different loads. If the bus termination is set to None, then the effective impedance is infinite ohms. If the bus is set to Full, then the bus termination will be 35 ohms. A setting of Half will cause a bus termination of 70 ohms. This control makes it quite simple to connect the BU-65572T directly to another 1553 device without the need of an external load. As with the bus coupling mode, the bus termination mode is dynamically configurable via software functions provided in the ‘C’ library which control relays for each installed channel.
7.7.6 Discrete Outputs

This new Tester/Simulator design includes four discrete outputs per channel. These four outputs are set to logic ‘1’ and cleared to logic ‘0’ by use of eight intermessage routines. The format of the routine names is SET_DISCRETE_X and RESET_DISCRETE_X. These discrete outputs may be used for signaling external equipment when a specific event or message has occurred. The intermessage routine can be attached to any message, data table, or frame symbol providing a wide variety of debug possibilities.
## APPENDIX B

### 9.1 Acronyms

<table>
<thead>
<tr>
<th>Acronym</th>
<th>Full Form</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACARS</td>
<td>Aircraft Communication, Addressing and Reporting System</td>
</tr>
<tr>
<td>ACMS</td>
<td>Aircraft Condition Monitoring System</td>
</tr>
<tr>
<td>MIL-STD-1553</td>
<td>Aeronautical Radio Inc.</td>
</tr>
<tr>
<td>ATE</td>
<td>Automated Test Equipment</td>
</tr>
<tr>
<td>CGA</td>
<td>Color Graphics Adapter</td>
</tr>
<tr>
<td>CMC</td>
<td>Central Maintenance Computer</td>
</tr>
<tr>
<td>CMOS</td>
<td>Complementary Metal Oxide Semiconductor</td>
</tr>
<tr>
<td>CS</td>
<td>Chip Set</td>
</tr>
<tr>
<td>DADC</td>
<td>Digital Air Data Computer</td>
</tr>
<tr>
<td>DOS</td>
<td>Disk Operating System</td>
</tr>
<tr>
<td>DPRAM</td>
<td>Dual-Port Random Access Memory</td>
</tr>
<tr>
<td>EFIS</td>
<td>Electronic Flight Instruments System</td>
</tr>
<tr>
<td>EGA</td>
<td>Enhanced Graphics Adapter</td>
</tr>
<tr>
<td>EIU</td>
<td>Electronic Interface Unit</td>
</tr>
<tr>
<td>EPROM</td>
<td>Erasable Programmable Read Only Memory</td>
</tr>
<tr>
<td>FIFO</td>
<td>First In First Out Memory</td>
</tr>
<tr>
<td>FLS</td>
<td>Fixed Length Stack</td>
</tr>
<tr>
<td>FMC</td>
<td>Flight Management Computer</td>
</tr>
<tr>
<td>GND</td>
<td>Ground (electrical)</td>
</tr>
<tr>
<td>GUI</td>
<td>Graphical User Interface</td>
</tr>
<tr>
<td>I/O</td>
<td>Input/Output</td>
</tr>
<tr>
<td>IDT</td>
<td>Integrated Device Technology</td>
</tr>
<tr>
<td>IDU</td>
<td>Integrated Display Unit</td>
</tr>
<tr>
<td>IRIG</td>
<td>Inter Range Instrument Group</td>
</tr>
<tr>
<td>IRS</td>
<td>Inertial Reference Unit</td>
</tr>
<tr>
<td>LRU</td>
<td>Line Replaceable Unit</td>
</tr>
<tr>
<td>MCDU</td>
<td>Multi-Control Display Unit</td>
</tr>
<tr>
<td>MHz</td>
<td>Megahertz</td>
</tr>
<tr>
<td>N/A</td>
<td>Not available</td>
</tr>
<tr>
<td>PC</td>
<td>Personal Computer</td>
</tr>
<tr>
<td>PICMG</td>
<td>PCI Industrial Computers Manufacturers Group</td>
</tr>
<tr>
<td>RAM</td>
<td>Random Access Memory</td>
</tr>
<tr>
<td>ROM</td>
<td>Read Only Memory</td>
</tr>
<tr>
<td>RX</td>
<td>Receiver</td>
</tr>
<tr>
<td>TTL</td>
<td>Transistor-Transistor Logic</td>
</tr>
<tr>
<td>TX</td>
<td>Transmitter</td>
</tr>
<tr>
<td>UUT</td>
<td>Unit Under Test</td>
</tr>
<tr>
<td>VDC</td>
<td>Voltage Direct Current</td>
</tr>
<tr>
<td>VGA</td>
<td>Video Graphics Adapter</td>
</tr>
</tbody>
</table>
10 INDEX

A
Acronyms .................................................. 37

B
BC/RT Data Tables ........................................ 29
Bus Controller Mode ...................................... 25
   BC Error Injection ...................................... 26
   BC Intermesage Routines .............................. 27
Inserting Asynchronous Messages .................... 26
Minor and Major Frames ............................... 25
Response Timeout ....................................... 27

D
DDC 1553 Card Manager for 95/98/2000 ............ 19
DDC 1553 Card Manager for NT ....................... 22

E
Electrical Static Discharge .............................. vii

H
headquarters .............................................. viii

I
Installation .................................................. 3
Integrated Display Unit .................................. 37
Interrupts ................................................... 30
   BC Interrupt Generation ............................... 31
   Monitor Interrupts ..................................... 32
   RT Interrupt Generation .............................. 31
IRIG ......................................................... 32
   Specifications ......................................... 33
   Timing .................................................. 33
IRIG-B Support ........................................... 32

J
Jumper Blocks .............................................. 3

M
Monitor Mode .............................................. 30

P
PCI Interrupt
   #INTA .................................................. 30
Plug-and-Play Configuration ............................ 18

R
RT Mode .................................................... 27
   RT Error Injection ...................................... 28
   RT Intermesage Routines .............................. 29

S
Software Installation
   Windows 2000 .......................................... 14
   Windows 95/98/NT ..................................... 6
   Windows NT 4.0 ....................................... 10

t
    technical support ..................................... viii

V
Variable Amplitude Transceiver ....................... 32

W
Web site .................................................. viii
Artisan Technology Group is your source for quality new and certified-used/pre-owned equipment

- FAST SHIPPING AND DELIVERY
- TENS OF THOUSANDS OF IN-STOCK ITEMS
- EQUIPMENT DEMOS
- HUNDREDS OF MANUFACTURERS SUPPORTED
- LEASING/MONTHLY RENTALS
- ITAR CERTIFIED SECURE ASSET SOLUTIONS

SERVICES:

**SERVICE CENTER REPAIRS**
Experienced engineers and technicians on staff at our full-service, in-house repair center

**WE BUY USED EQUIPMENT**
Sell your excess, underutilized, and idle used equipment
We also offer credit for buy-backs and trade-ins
[www.artisantg.com/WeBuyEquipment](http://www.artisantg.com/WeBuyEquipment)

**InstraView™ REMOTE INSPECTION**
Remotely inspect equipment before purchasing with our interactive website at [www.Instraview.com](http://www.Instraview.com)

**LOOKING FOR MORE INFORMATION?**
Visit us on the web at [www.artisantg.com](http://www.artisantg.com) for more information on price quotations, drivers, technical specifications, manuals, and documentation

Contact us: (888) 88-SOURCE  |  sales@artisantg.com  |  [www.artisantg.com](http://www.artisantg.com)