Motorola PPMC750-1141 **Processor PCI Mezzanine Card**



Limited Availability Used and in Excellent Condition

Open Web Page

https://www.artisantg.com/90761-4

All trademarks, brandnames, and brands appearing herein are the property of their respective owners.

- Critical and expedited services
- In stock / Ready-to-ship

- · We buy your excess, underutilized, and idle equipment
- · Full-service, independent repair center

ARTISAN'
TECHNOLOGY GROUP

Your definitive source for quality pre-owned equipment.

Artisan Technology Group

(217) 352-9330 | sales@artisantg.com | artisantg.com

Artisan Scientific Corporation dba Artisan Technology Group is not an affiliate, representative, or authorized distributor for any manufacturer listed herein.

PPMC750 Extended Processor PMC Module Programmer's Reference Guide

PPMC750XTA/PG1

December 1999 Edition

Motorola® and the Motorola symbol are registered trademarks of Motorola, Inc.

VMEmoduleTM, and VMEsystemTM are trademarks of Motorola, Inc.

PowerPCTM, and PowerPC 750TM are trademarks of IBM Corp, and are used by Motorola, Inc. under license from IBM Corp.

AIXTM is a trademark of IBM Corp.

The computer programs stored in the Read Only Memory of this device contain material copyrighted by Motorola Inc., first published 1990, and may be used only under a license such as the License for Computer Programs (Article 14) contained in Motorola's Terms and Conditions of Sale, Rev. 1/79.

All other products mentioned in this document are trademarks or registered trademarks of their respective holders.

©Copyright Motorola 1999

All Rights Reserved

Printed in the United States of America

Safety Summary

The following general safety precautions must be observed during all phases of operation, service, and repair of this equipment. Failure to comply with these precautions or with specific warnings elsewhere in this manual violates safety standards of design, manufacture, and intended use of the equipment. Motorola, Inc. assumes no liability for the customer's failure to comply with these requirements.

The safety precautions listed below represent warnings of certain dangers of which Motorola is aware. You, as the user of the product, should follow these warnings and all other safety precautions necessary for the safe operation of the equipment in your operating environment.

Ground the Instrument.

To minimize shock hazard, the equipment chassis and enclosure must be connected to an electrical ground. If the equipment is supplied with a three-conductor AC power cable, the power cable must be plugged into an approved three-contact electrical outlet, with the grounding wire (green/yellow) reliably connected to an electrical ground (safety ground) at the power outlet. The power jack and mating plug of the power cable meet International Electrotechnical Commission (IEC) safety standards and local electrical regulatory codes.

Do Not Operate in an Explosive Atmosphere.

Do not operate the equipment in the presence of flammable gases or fumes. Operation of any electrical equipment in such an environment constitutes a definite safety hazard.

Keep Away From Live Circuits.

Operating personnel must not remove equipment covers. Only Factory Authorized Service Personnel or other qualified maintenance personnel may remove equipment covers for internal subassembly or component replacement or any internal adjustment. Do not replace components with power cable connected. Under certain conditions, dangerous voltages may exist even with the power cable removed. To avoid injuries, always disconnect power and discharge circuits before touching them.

Use Caution When Exposing or Handling a CRT.

Breakage of a Cathode-Ray Tube (CRT) causes a high-velocity scattering of glass fragments (implosion). To prevent CRT implosion, avoid rough handling or jarring of the equipment. Handling of a CRT should be done only by qualified maintenance personnel using approved safety mask and gloves.

Do Not Substitute Parts or Modify Equipment.

Because of the danger of introducing additional hazards, do not install substitute parts or perform any unauthorized modification of the equipment. Contact your local Motorola representative for service and repair to ensure that safety features are maintained.

Observe Dangerous Procedure Warnings.

Warnings, such as the example below, precede potentially dangerous procedures throughout this manual. Instructions contained in the warnings must be followed. You should also employ all other safety precautions which you deem necessary for the operation of the equipment in your operating environment.



Dangerous voltages, capable of causing death, are present in this equipment. Use extreme caution when handling, testing, and adjusting.

Flammability

All Motorola PWBs (printed wiring boards) are manufactured with a flammability rating of 94V-0 by UL-recognized manufacturers.

EMI Caution



This equipment generates, uses and can radiate electromagnetic energy. It may cause or be susceptible to electromagnetic interference (EMI) if not installed and used with adequate EMI protection.

Lithium Battery Caution

This product contains a lithium battery to power the clock and calendar circuitry.



Danger of explosion if battery is replaced incorrectly. Replace battery only with the same or equivalent type recommended by the equipment manufacturer. Dispose of used batteries according to the manufacturer's instructions.



Il y a danger d'explosion s'il y a remplacement incorrect de la batterie. Remplacer uniquement avec une batterie du même type ou d'un type équivalent recommandé par le constructeur. Mettre au rebut les batteries usagées conformément aux instructions du fabricant.



Explosionsgefahr bei unsachgemäßem Austausch der Batterie. Ersatz nur durch denselben oder einen vom Hersteller empfohlenen Typ. Entsorgung gebrauchter Batterien nach Angaben des Herstellers.

CE Notice (European Community)



This is a Class A product. In a domestic environment, this product may cause radio interference, in which case the user may be required to take adequate measures.

Motorola Computer Group products with the CE marking comply with the EMC Directive (89/336/EEC). Compliance with this directive implies conformity to the following European Norms:

EN55022 "Limits and Methods of Measurement of Radio Interference Characteristics of Information Technology Equipment"; this product tested to Equipment Class A

EN50082-1:1997 "Electromagnetic Compatibility—Generic Immunity Standard, Part 1. Residential, Commercial and Light Industry"

System products also fulfill EN60950 (product safety) which is essentially the requirement for the Low Voltage Directive (73/23/EEC).

Board products are tested in a representative system to show compliance with the above mentioned requirements. A proper installation in a CE-marked system will maintain the required EMC/safety performance.

In accordance with European Community directives, a "Declaration of Conformity" has been made and is on file within the European Union. The "Declaration of Conformity" is available on request. Please contact your sales representative.

Changes or modifications not expressly approved by Motorola Computer Group could void the user's authority to operate the equipment.

Use only shielded cables when connecting peripherals to assure that appropriate radio frequency emissions compliance is maintained.

Notice

While reasonable efforts have been made to assure the accuracy of this document, Motorola, Inc. assumes no liability resulting from any omissions in this document, or from the use of the information obtained therein. Motorola reserves the right to revise this document and to make changes from time to time in the content hereof without obligation of Motorola to notify any person of such revision or changes.

Electronic versions of this material may be read online, downloaded for personal use, or referenced in another document as a URL to the Motorola Computer Group website. The text itself may not be published commercially in print or electronic form, edited, translated, or otherwise altered without the permission of Motorola, Inc.

It is possible that this publication may contain reference to or information about Motorola products (machines and programs), programming, or services that are not available in your country. Such references or information must not be construed to mean that Motorola intends to announce such Motorola products, programming, or services in your country.

Limited and Restricted Rights Legend

If the documentation contained herein is supplied, directly or indirectly, to the U.S. Government, the following notice shall apply unless otherwise agreed to in writing by Motorola, Inc.

Use, duplication, or disclosure by the Government is subject to restrictions as set forth in subparagraph (b)(3) of the Rights in Technical Data clause at DFARS 252.227-7013 (Nov. 1995) and of the Rights in Noncommercial Computer Software and Documentation clause at DFARS 252.227-7014 (Jun. 1995).

Motorola, Inc. Computer Group 2900 South Diablo Way Tempe, Arizona 85282

Preface

The *PPMC750 Extended Processor PMC Module Programmer's Reference Guide* provides brief board level information, complete memory maps, and detailed ASIC chip information including register bit descriptions for the PPMC750 series Extended Processor PMC Modules (also called PPMC750-2xxx in this manual). The information contained in this manual applies to the following PMC models.

Model Number	CPU/Speed	Major Differences
PPMC750-2141	750, 233MHz	64MB DRAM, 1M L2 Cache, 8M Flash, Extended Size, ECC
PPMC750-2251	750, 350MHz	128MB DRAM, 1M L2 Cache, 8M Flash, Extended. Size, ECC

This manual is intended for anyone who wants to program this product in order to design OEM systems, supply additional capability to an existing compatible system, or work in a lab environment for experimental purposes. A basic knowledge of computers and digital logic is assumed. To use this manual, you should be familiar with the publications listed in *Appendix A, Related Documentation*.

Conventions Used in This Manual

The following typographical conventions are used in this document:

bold

is used for user input that you type just as it appears; it is also used for commands, options and arguments to commands, and names of programs, directories and files.

italic

is used for names of variables to which you assign values. Italic is also used for comments in screen displays and examples, and to introduce new terms.

courier

is used for system output (for example, screen displays, reports), examples, and system prompts.

<Enter>, <Return> or <CR>

represents the carriage return or Enter key.

CTRL

represents the Control key. Execute control characters by pressing the Ctrl key and the letter simultaneously, for example, **Ctrl-d**.

Contents

CHAPTER 1 Board Description and Memory Ma	•
Introduction	
Manual Terminology	
Overview	
Feature Summary	
System Block Diagram	
Functional Description	
Overview	
Programming Model	
Memory Maps	
Processor Memory Maps	
Default Processor Memory Map	
PPC System Bus Functions	
Processor	
L2 Cache	
FLASH Memory	
System Memory	
Hawk ASIC	
PCI Configuration Space	
Operating Mode	
System Registers	
TL16C550 UART	
Status Register	
MODERATE DE LA CONTROLLA DE	
MODRST Bit Register	
PCI Interrupt Routing Register	
TBEN Bit Register	1-18
CHAPTER 2 Hawk PCI Host Bridge & Multi-Proc	·
Introduction	2-1
Overview	2-1
Features	2-1
Block Diagram	2-3
Functional Description	2-4
Architectural Overview	2-4

PPC Bus Interface	2-5
PPC Address Mapping	2-5
PPC Slave	2-7
PPC FIFO	2-9
PPC Master	2-10
PPC Arbiter	2-14
PPC Parity	2-16
PPC Bus Timer	2-17
PCI Bus Interface	2-18
PCI Address Mapping	2-18
PCI Slave	2-21
PCI FIFO	2-25
PCI Master	2-25
Generating PCI Cycles	2-29
PCI Arbiter	2-33
Endian Conversion	
When PPC Devices are Big-Endian	2-37
When PPC Devices are Little Endian	2-38
PHB Registers	
Error Handling	2-40
Watchdog Timers	
PCI/PPC Contention Handling	2-43
Transaction Ordering	
PHB Hardware Configuration	
Multi-Processor Interrupt Controller (MPIC) Functional Description	2-49
MPIC Features:	2-49
Architecture	2-50
External Interrupt Interface	2-50
CSR's Readability	2-51
Interrupt Source Priority	2-51
Processor's Current Task Priority	2-52
Nesting of Interrupt Events	2-52
Spurious Vector Generation	
Interprocessor Interrupts (IPI)	2-53
8259 Compatibility	
Hawk Internal Errror Interrupt	2-53
Timers	
Interrupt Delivery Modes	
Block Diagram Description	
Program Visible Registers	
Interrupt Pending Register (IPR)	
Interrupt Selector (IS)	2-57

Interrupt Request Register (IRR)	2-58
In-Service Register (ISR)	2-58
Interrupt Router	2-58
Programming Notes	2-60
External Interrupt Service	2-60
Reset State	2-61
Operation	2-62
Interprocessor Interrupts	
Dynamically Changing I/O Interrupt Configuration	2-62
EOI Register	
Interrupt Acknowledge Register	2-63
8259 Mode	
Current Task Priority Level	2-63
Architectural Notes	
Effects of Interrupt Serialization	2-64
Registers	2-65
PPC Registers	2-65
Vendor ID/Device ID Registers	2-68
Revision ID Register	2-68
General Control-Status/Feature Registers	2-69
PPC Arbiter/PCI Arbiter Control Registers	2-71
Hardware Control-Status/Prescaler Adjust Register	2-75
PPC Error Test/Error Enable Register	2-78
PPC Error Status Register	2-81
PPC Error Address Register	2-83
PPC Error Attribute Register	
PCI Interrupt Acknowledge Register	2-86
PPC Slave Address (0,1 and 2) Registers	2-86
PPC Slave Offset/Attribute (0, 1 and 2) Registers	2-87
PPC Slave Address (3) Register	2-88
PPC Slave Offset/Attribute (3) Registers	2-89
WDTxCNTL Registers	2-90
WDTxSTAT Registers	2-93
General Purpose Registers	2-93
PCI Registers	2-94
Vendor ID/ Device ID Registers	2-95
PCI Command/ Status Registers	
Revision ID/ Class Code Registers	
Header Type Register	2-98
MPIC I/O Base Address Register	2-99
MPIC Memory Base Address Register	2-99
PCI Slave Address (0,1,2 and 3) Registers	2-100

PCI Slave Attribute/ Offset (0,1,2 and 3) Registers	2-101
CONFIG_ADDRESS Register	
CONFIG_DATA Register	2-106
MPIC Registers	2-107
MPIC Registers	2-107
Feature Reporting Register	2-111
Global Configuration Register	
Vendor Identification Register	
Processor Init Register	2-113
IPI Vector/Priority Registers	2-114
Spurious Vector Register	2-115
Timer Frequency Register	2-115
Timer Current Count Registers	2-116
Timer Basecount Registers	2-117
Timer Vector/Priority Registers	2-118
Timer Destination Registers	2-119
External Source Vector/Priority Registers	2-119
External Source Destination Registers	2-121
Hawk Internal Error Interrupt Vector/Priority Register	2-121
Hawk Internal Error Interrupt Destination Register	2-122
Interprocessor Interrupt Dispatch Registers	2-123
Current Task Priority Registers	2-124
Interrupt Acknowledge Registers	
End-of-Interrupt Registers	2-125
CHAPTER 3 System Memory Controller (SMC)	
Introduction	3-1
Overview	
Bit Ordering Convention	
Features	3-1
Block Diagrams	3-2
Functional Description	
SDRAM Accesses	
Four-beat Reads/Writes	
Single-beat Reads/Writes	
Address Pipelining	
Page Holding	
SDRAM Speeds	
SDRAM Organization	
PowerPC 60x Bus Interface	

Responding to Address Transfers	
Completing Data Transfers	
PPC60x Data Parity	
PPC60x Address Parity	
Cache Coherency	
Cache Coherency Restrictions	.3-12
L2 Cache Support	
SDRAM ECC	
Cycle Types	
Error Reporting	
Error Logging	
ROM/Flash Interface	
ROM/Flash Speeds	.3-20
I2C Interface	
I2C Byte Write	.3-24
I2C Random Read	
I2C Current Address Read	.3-28
I2C Page Write	.3-30
I2C Sequential Read	.3-32
Refresh/Scrub.	.3-35
CSR Accesses	.3-35
External Register Set	.3-35
Chip Configuration	.3-35
Programming Model	.3-36
CSR Architecture	3-36
Register Summary	.3-36
Detailed Register Bit Descriptions	3-39
Vendor/Device Register	3-39
Revision ID/ General Control Register	3-40
SDRAM Enable and Size Register (Blocks A, B, C, D)	3-41
SDRAM Base Address Register (Blocks A/B/C/D)	3-43
CLK Frequency Register	3-45
ECC Control Register	3-46
Error Logger Register	.3-50
Error_Address Register	.3-52
Scrub/Refresh Register	.3-52
Scrub Address Register	3-53
ROM A Base/Size Register	3-54
ROM B Base/Size Register	
ROM Speed Attributes Registers	3-59
Data Parity Error Log Register	
Data Parity Error Address Register	3-62

Data Parity Error Upper Data Register	3-62
Data Parity Error Lower Data Register	3-63
I2C Clock Prescaler Register	3-64
I2C Control Register	3-64
I2C Status Register	3-65
I2C Transmitter Data Register	3-66
I2C Receiver Data Register	3-67
SDRAM Enable and Size Register (Blocks E,F,G,H)	3-67
SDRAM Base Address Register (Blocks E/F/G/H)	3-68
SDRAM Speed Attributes Register	3-70
Address Parity Error Log Register	3-72
Address Parity Error Address Register	3-73
32-Bit Counter	3-74
External Register Set	3-74
tben Register	3-76
Software Considerations	3-77
Programming ROM/Flash Devices	3-77
Writing to the Control Registers	3-77
Initializing SDRAM Related Control Registers	3-78
SDRAM Speed Attributes	3-78
SDRAM Size	3-78
I2C EEPROMs	3-78
SDRAM Base Address and Enable	3-79
SDRAM Control Registers Initialization Example	3-79
Optional Method for Sizing SDRAM	3-85
ECC Codes	3-89
CHAPTER 4 Programming Details	
Introduction	4-1
Hawk MPIC External Interrupts	
Exceptions	
Sources of Reset	
Soft Reset	
CPU Reset	
Error Notification and Handling	
Endian Issues	
Processor/Memory Domain	
MPIC's Involvement	
PCI Domain	
1 Ci Domain	

APPENDIX A Related Documentation	
Motorola Computer Group Documents	A-1
Manufacturers' Documents	
Related Specifications	
APPENDIX B PPMC750 Extended VPD Reference Information	
Vital Product Data (VPD) Introduction	B-1
VPD Data Definitions	
VPD Data Definitions - Product Configuration Options Data	B-3
VPD Data Definitions - FLASH Memory Configuration Data	
VPD Data Definitions - L2 Cache Configuration Data	
VPD Data Definitions - VPD Revision Data	
Example VPD SROM	
Glossary	

xv

List of Figures

Figure 1-1. PPMC750-2xxx series System Block Diagram	1-5
Figure 2-1. Hawk's PCI Host Bridge Block Diagram	2-3
Figure 2-2. PPC to PCI Address Decoding	2-6
Figure 2-3. PPC to PCI Address Translation	2-7
Figure 2-4. PCI to PPC Address Decoding	2-19
Figure 2-5. PCI to PPC Address Translation	2-20
Figure 2-6. PCI Spread I/O Address Translation	2-30
Figure 2-7. Big to Little Endian Data Swap	2-38
Figure 2-8. Serial Mode Interrupt Scan	2-51
Figure 2-9. MPIC Block Diagram	2-56
Figure 3-1. Hawk Used with Synchronous DRAM in a System	3-3
Figure 3-2. Hawk's System Memory Controller Internal Data Paths	3-4
Figure 3-3. Overall SDRAM Connections (4 Blocks using Register Buffers)	3-5
Figure 3-4. Hawk's System Memory Controller Block Diagram	3-6
Figure 3-5. Programming Sequence for I2C Byte Write	3-25
Figure 3-6. Programming Sequence for I2C Random Read	3-27
Figure 3-7. Programming Sequence for I2C Current Address Read	3-29
Figure 3-8. Programming Sequence for I2C Page Write	3-31
Figure 3-9. Programming Sequence for I2C Sequential Read	3-34
Figure 3-10. Read/Write Check-bit Data Paths	3-47
Figure 4-1. Big-Endian Mode	4-5
Figure 4-2. Little-Endian Mode	4-6

List of Tables

Table 1-1. PPMC750-2xxx Features
Table 1-2. Default Processor Memory Map1-7
Table 1-3. Memory Map Example1-8
Table 1-4. PHB Register Values for Memory Map1-9
Table 1-5. I2C Device Addressing
Table 1-6. TL16C550 Access Registers1-15
Table 2-1. PPC Slave Response Command Types2-8
Table 2-2. PPC Master Transaction Profiles and Starting Offsets2-11
Table 2-3. PPC Master Write Posting Options2-12
Table 2-4. PPC Master Read Ahead Options2-12
Table 2-5. PPC Master Transfer Types2-14
Table 2-6. PPC Arbiter Pin Assignments2-15
Table 2-7. PCI Slave Response Command Types2-22
Table 2-8. PCI Master Command Codes2-26
Table 2-9. PCI Arbiter Pin Description2-33
Table 2-10. Fixed Mode Priority Level Setting2-34
Table 2-11. Mixed Mode Priority Level Setting
Table 2-12. Arbitration Setting2-36
Table 2-13. Address Modification for Little Endian Transfers2-39
Table 2-14. WDTxCNTL Programming
Table 2-15. PHB Hardware Configuration
Table 2-16. PPC Register Map for PHB2-66
Table 2-17. PCI Configuration Register Map2-94
Table 2-18. PCI I/O Register Map2-95
Table 2-19. MPIC Register Map2-107
Table 2-20. Cascade Mode Encoding2-112
Table 2-21. Tie Mode Encoding2-113
Table 3-1. 60x Bus to SDRAM Estimated Access Timing
at 100MHz with PC100 SDRAMs (CAS_latency of 2)3-8
Table 3-2. Error Reporting
Table 3-3. PowerPC 60x to ROM/Flash (16 Bit Width) Address Mapping3-17
Table 3-4. PowerPC 60x to ROM/Flash (64 Bit Width) Address Mapping3-18
Table 3-5. PowerPC 60x Bus to ROM/Flash Access Timing (120ns @ 100MHz).3-20
Table 3-6. PowerPC 60x Bus to ROM/Flash Access Timing (80ns @ 100MHz)3-21

Table 3-7. PowerPC 60x Bus to ROM/Flash Access Timing (50ns @ 1001)	MHz)3-21
Table 3-8. PowerPC 60x Bus to ROM/Flash Access Timing (30ns @ 100M	мHz)3-22
Table 3-9. Register Summary	3-37
Table 3-10. Block_A/B/C/D/E/F/G/H Configurations	3-42
Table 3-11. ROM Block A Size Encoding	3-55
Table 3-12. rom_a_rv and rom_b_rv encoding	3-55
Table 3-13. Read/Write to ROM/Flash	3-56
Table 3-14. ROM Block B Size Encoding	3-58
Table 3-15. ROM Speed Bit Encodings	
Table 3-16. Trc Encoding	3-71
Table 3-17. tras Encoding	3-71
Table 3-18. Deriving tras, trp, trcd and trc Control Bit Values	
from SPD Information	
Table 3-19. Programming SDRAM SIZ Bits	3-84
Table 3-20. Address Lists for Different Block Size Checks	3-88
Table 3-21. Syndrome Codes Ordered by Bit in Error	3-89
Table 3-22. Single Bit Errors Ordered by Syndrome Code	3-90
Table 4-1. MPIC Interrupt Assignments	4-1
Table 4-2. Error Notification and Handling	4-4
Table A-1. Motorola Computer Group Documents	A-1
Table A-2. Manufacturers' Documents	A-2
Table A-3. Related Specifications	A-4
Table B-1. VPD Packet Types	B-1
Table B-2. MCG Product Configuration Options Data	B-3
Table B-3. FLASH Memory Configuration Data	B-5
Table B-4. L2 Cache Configuration Data	
Table B-5. VPD Revision Data	B-9
Table B-6, VPD SROM Configuration Specification for 01-W3512F02*	B-11

Introduction

This manual provides programming information for the PPMC750-2xxx Processor Module. Extensive programming information is provided for the primary Application-Specific Integrated Circuit (ASIC) device used on the board, the Hawk chip, plus additional information is provided on memory maps and PPC bus functions.

This chapter briefly describes the board level hardware features of the PPMC750-2xxx Processor Modules. The chapter begins with a board level overview and features list. Memory maps are next, and are the major feature of this chapter.

Programmable registers in the PPMC750-2xxx series that reside in the Hawk are explained in Chapters 2 and 3. Chapter 4 provides additional programming information. Appendix A lists all related documentation.

Manual Terminology

Throughout this manual, a convention is used which precedes data and address parameters by a character identifying the numeric format as follows:

\$ dollar specifies a hexadecimal character

% percent specifies a binary number& ampersand specifies a decimal number

For example, "12" is the decimal number twelve, and "\$12" is the decimal number eighteen.

Unless otherwise specified, all address references are in hexadecimal.

An asterisk (*) following the signal name for signals which are *level significant* denotes that the signal is *true* or valid when the signal is low.

1-1

An asterisk (*) following the signal name for signals which are *edge significant* denotes that the actions initiated by that signal occur on high to low transition.

Note In some places in this document, an underscore (_) following the signal name is used to indicate an active low signal.

In this manual, *assertion* and *negation* are used to specify forcing a signal to a particular state. In particular, assertion and assert refer to a signal that is active or true; negation and negate indicate a signal that is inactive or false. These terms are used independently of the voltage level (high or low) that they represent.

Data and address sizes for MPC750 chips are defined as follows:

- □ A *byte* is eight bits, numbered 0 through 7, with bit 0 being the least significant.
- □ A *half-word* is 16 bits, numbered 0 through 15, with bit 0 being the least significant.
- □ A word or single word is 32 bits, numbered 0 through 31, with bit 0 being the least significant.
- □ A *double word* is 64 bits, numbered 0 through 63, with bit 0 being the least significant.

Refer to Chapter 4 for *Endian Issues*, which covers which parts of the PPMC750-2xxx series use *big-endian* byte ordering, and which use *small-endian* byte ordering.

The terms *control bit* and *status bit* are used extensively in this document. The term control bit is used to describe a bit in a register that can be set and cleared under software control. The term *true* is used to indicate that a bit is in the state that enables the function it controls. The term *false* is used to indicate that the bit is in the state that disables the function it controls. In all tables, the terms 0 and 1 are used to describe the actual value that should be written to the bit, or the value that it yields when read. The term *status bit* is used to describe a bit in a register that reflects a specific condition. The status bit can be read by software to determine operational or exception conditions.

Overview

The PPMC750-2xxx Processor Module family, hereafter sometimes referred to simply as the PPMC750-2xxx or the PPMC750-2xxx series, provides many standard features required by a computer system: MPC750 PowerPC processor, L2 cache, 60x to PCI Bridge, memory controller, async serial port, boot Flash, and up to 640MB of ECC DRAM with optional memory mezzanine.

Feature Summary

There are many models based on the PPMC750-2xxx series architecture. The following table summarizes the major features of the PPMC750-2xxx series:

Table 1-1. PPMC750-2xxx Features

Feature	Description
Processor	Single MPC750 Processor
	Core Frequency up to 350 MHz
	Bus Clock Frequencies up to 100 MHz.
	Address and data bus parity
L2 Cache	1MB back side L2 Cache using pipeline burst-mode SRAMS
	Data bus parity
FLASH	Bank A: 8 MB Soldered on-board using two 32 Mbit devices.
	Bank B: 1 MByte of socketed FLASH
	Bank A/B select jumper.
Peripheral Support	10BaseT/100BaseTx interface with RJ45 connector
SDRAM	Double-Bit-Error detect, Single-Bit-Error correct across 72 bits
	Single bank of 16-bit wide devices onboard provide 32MB,64MB, or 128MB SDRAM.
	Optional memory mezzanine adds 32MB to 512MB of SDRAM.
Memory Controller	Hawk's SMC (System Memory Controller).
PCI Host Bridge	Hawk's PHB (PCI Host Bridge).
Interrupt Controller	Hawk's MPIC (Multi-Processor Interrupt Controller).

Table 1-1. PPMC750-2xxx Features (Continued)

Feature	Description					
PCI Interface	32/64-bit Data					
	33MHz					
	3.3V/5V universal signaling interface					
	P11, P12, P13 and P14 PMC connectors					
	Address/data parity per PCI specification					
Form Factor	1.5 width, standard length PMC (111mm x 149 mm) with 10mm board-to-board stacking height.					
	Tall (20mm) side 2 component height due to debug connectors					
	Height above carrier board: 21mm with debug connectors					
SROM	Three 256x8 I ² C SROMs for Vital Product Data, user configuration data, and memory SPD					
Debug Support	Standard 10-pin header for RS-232 serial port					
	Standard RISCwatch header for processor JTAG/COP Interface					
	RESET and ABORT switches					
	190-pin Mictor connector for processor bus monitoring					
	Signals routed to 2mm header and PMC connector P14					

System Block Diagram

The general system block diagram for PPMC750-2xxx series is shown below:




Figure 1-1. PPMC750-2xxx series System Block Diagram

Functional Description

Overview

The PPMC750-2xxx is a processor PMC module based on Motorola's PowerPlus II architecture. It consists of the MPC750 processor and L2 backside cache, the Hawk System Memory Controller (SMC)/PCI Host Bridge (PHB) ASIC, 9MB of FLASH memory in Banks A and B, 32MB to 640MB of ECC-protected SDRAM using memory expansion capability, and a debug serial port.

The PPMC750-2xxx module interfaces to the host board PCI bus via the PMC P11, P12, P13 and P14 connectors which provides a 64-bit PCI interface between the host board and the PPMC750-2xxx, as well as an interface to external FLASH. The PPMC750-2xxx module draws +5V and +3.3V through the PMC connectors. The onboard Processor Core Power Supply derives the core voltage from the +5V power. The clock generator derives all of the required onboard clocks from the PCI clock input on P11.

A 10-pin right angle header located on the primary side of the board provides an interface to the async serial port. A 16-pin header provides access to the processor JTAG/COP port. A 190-pin Mictor connector located on the secondary side of the board provides debug access to the processor bus. The Serial port and JTAG/COP interfaces, along with the ABORT_L signal, are also routed to the PMC P14 connector for carrier board access.

The PPMC750-2xxx contains a 140-pin AMP connector installed on the secondary side of the board to provide a receptacle for the memory expansion capability.

The PPMC750-2xxx module can function as a system controller (Monarch) for the host board or as a slave processor (Non-monarch) PMC, depending on the state of the MONARCH# signal from the PMC connector. When configured as the Monarch, the PPMC750-2xxx will enumerate the PCI bus as well as monitor and service the four PCI interrupts.

Programming Model

Memory Maps

The following sections describe the memory maps for the PPMC750-2xxx series.

Processor Memory Maps

The Processor memory map on the PPMC750-2xxx is controlled by the Hawk ASIC. The Hawk ASIC has flexible programming Map Decoder registers to customize the system to fit many different applications.

Default Processor Memory Map

After a reset, the Hawk ASIC provides the default processor memory map as shown in the following table.

Table 1-2. Default Processor Memory Map

Processor Address		Size	Definition	Notes
Start	End	Size	Demitton	tes
0000 0000	7FFF FFFF	2G	Not mapped	
8000 0000	8080 FFFF	8M+64K	Zero-based PCI/ISA I/O space	
8081 0000	FEF7 FFFF	2G - 24M - 576K	Not mapped	
FEF8 0000	FEF8 FFFF	64K	SMC Registers	
FEF9 0000	FEFE FFFF	384K	Not mapped	
FEFF 0000	FEFF FFFF	64K	PHB Registers	
FF00 0000	FFEF FFFF	15M	Not mapped	
FFF0 0000	FFFF FFFF	1M	ROM/FLASH Bank A or Bank B	1

Note

The first one Mbyte of ROM/FLASH Bank A appears at this range after a reset if the *rom_b_rv* control bit is cleared. If the *rom_b_rv* control bit is set then this address range maps to ROM/FLASH Bank B.

Processor Memory Map

The following table describes a suggested Memory Map for the PPMC750-2xxx from the point of view of the processor. This memory map is an alternative to the PREP memory map.

Table 1-3. Memory Map Example

Processor Address		Size	Definition	Notes	
Start	End	Size	Size Definition		
0000 0000	top_dram	dram_size	System Memory (onboard SDRAM)	1	
4000 0000	F7FF FFFF	3G - 128M	PCI Memory Space: 4000 0000 to F7FF FFFF	1, 2	
F800 0000	FBFF FFFF	64M	FLASH Bank A alternative map	1, 2	
FC00 0000	FCFF FFFF	16M	FLASH Bank B alternate map	1, 2	
FD00 0000	FDFF FFFF	16M	Zero-based PCI Memory Space	1	
FE00 0000	FE7F FFFF	8M	Zero-based PCI/ISA I/O Space	1	
FE80 0000	FEF7 FFFF	7.5M	Reserved		
FEF8 0000	FEF8 FFFF	64K	System Memory Controller Registers		
FEF9 0000	FEFE FFFF	384K	Reserved		
FEFF 0000	FEFF FFFF	64K	Processor Host Bridge Registers		
FF00 0000	FF7F FFFF	8M	FLASH Bank A	1, 2	
FF80 0000	FF8F FFFF	1M	FLASH Bank B	1, 2	
FF90 0000	FFEF FFFF	6M	Reserved		
FFF0 0000	FFFF FFFF	1M	Boot ROM	3	

Notes 1. Programmable via the Hawk ASIC.

- 2. The actual size of each ROM/FLASH bank may vary.
- 3. The first one Mbyte of ROM/FLASH Bank A appears at this range after a reset if the *rom_b_rv* control bit is cleared. If the *rom_b_rv* control bit is set then this address range maps to ROM/FLASH Bank B.

The following table shows the programmed values for the associated Hawk PHB registers for the processor memory map.

Table 1-4. PHB Register Values for Memory Map

Address	Register Name	Register Value		
FEFF 0040	MSADD0	4000 F7FF		
FEFF 0044	MSOFF0 & MSATT0	0000 00C2		
FEFF 0048	MSADD1	FD00 FDFF		
FEFF 004C	MSOFF1 & MSATT1	0300 00C2		
FEFF 0050	MSADD2	0000 0000		
FEFF 0054	MSOFF2 & MSATT2	0000 0000		
FEFF 0058	MSADD3	FE00 FE7F		
FEFF 005C	MSOFF3 & MSATT3	0200 00C0		

PPC System Bus Functions

The following sections describe the PPC system bus functions for PPMC750-2xxx.

Processor

The PPMC750-2xxx has the BGA foot print that supports the MPC750 processor. Parity checking is supported for the processor address and data busses.

Processor Type Identification

The type of the processor can be determined by reading the Processor Version Register (PVR). The PVR value for the MPC750 is 08h.

Processor PLL Configuration

The processor internal clock frequency (Core Frequency) is a multiple of the system bus frequency. The processor has four configuration pins, PLL_CFG[0:3], for hardware strapping of the processor core frequency between 2x and 8x of the system bus frequency, in 0.5x steps. The processor core frequency is set by installing the appropriate resistors during assembly. The state of these bits may be read through the PC(0-3) bits in the processor HID1 register.

L2 Cache

The PPMC750-2xxx module implements the L2 cache using a 2-way, set-associative tag memory located in the MPC750 chip, with external direct-mapped synchronous SRAMs for data storage. The external SRAMs are accessed through a dedicated L2 cache port on the MPC750.

L2 Cache SRAM Size

The MPC750 L2 cache port will support SRAM configurations of 256K, 512K or 1M. The L2 cache size is defined by reading the L2 Cache Configuration data in the VPD SROM and programming the L2SIZ bits in the MPC750 L2 Cache Control Register. The standard cache size on the PPMC750-2xxx is 1MB. Refer to the MPC750 specification for details.

Cache Speed

The MPC750 L2 cache port provides the clock for the synchronous SRAMs. This clock is generated by dividing the processor core frequency. Available core-to-cache ratios are 3:1, 5:2, 2:1, 3:2, or 1:1. The core-to-cache ratio is selected by reading the L2 Cache Configuration data in the VPD SROM and programming the L2CLK bits of the MPC750 L2 Cache Control Register. Refer to the MPC750 specification for details.

FLASH Memory

The PPMC750-2xxx supports two banks of FLASH memory. Bank A is soldered onboard FLASH while Bank B is onboard socketed FLASH.

Important: If the PPMC750-2xxx is installed on a PPMCBASE board, either the PPMC750-2xxx socketed FLASH, or the PPMCBASE board socketed FLASH must be removed. Both banks of socketed FLASH must not be installed during simultaneous operations.

Onboard Bank A FLASH

The PPMC750-2xxx contains one bank of 16-bit FLASH memory onboard. Bank A consists of two AMD (AM29DL323C) 3.3 volt, FBGA devices configured to operate in byte-wide mode. The total size of the Bank A FLASH is 8Mbytes.

Onboard Bank B FLASH

The PPMC750-2xxx contains two 32-pin PLCC sockets that can be populated with 1MB of FLASH memory using AMD AM29LV040B or equivalent devices. This FLASH memory appears as FLASH Bank B to the Hawk chip. Only 8-bit writes are supported for this bank.

The reset vector may be sourced by either Bank A or Bank B depending on the state of Hawk rom_b_rv control bit. When the rom_b_rv bit is cleared, address range FFF00000-FFFFFFFF maps to Bank A. When rom_b_rv bit is set, it maps to Bank B. An onboard jumper (J3) is provided to set the desired state of the rom_b_rv bit.

Note

If the PPMC750-2xxx is installed on a PPMCBASE board, the state of the FLASH Bank jumper on the Base board (J29) overrides the state of the FLASH Bank jumper on the PPMC750-2xxx (J3).

System Memory

PPMC750-2xxx system memory consists of one bank of on-board SDRAM (Hawk Bank A) and 1 to 4 optional banks from an add-on memory mezzanine module (Hawk Banks C through F). Each bank

consists of 64 data bits and 8 check bits. The size and configuration of the on-board memory bank can be determined by reading the on-board SPD SROM data. The size and configuration of the optional mezzanine memory can be determined by reading the mezzanine SPD SROM data.

Hawk ASIC

The Hawk ASIC interface characteristics with FLASH and RAM memory are described in Chapters 2 and 3.

PPC Bus Arbitration

The Hawk PPC arbiter provides the arbitration for the PowerPC 60x bus when using the MPC750 processor. There are only two PPC bus masters; the MPC750 processor and the Hawk ASIC. The MPC750 processor is connected to the Hawk arbiter CPU0_REQ/CPU0_GNT signal pair (XARB3/XARB0). The Hawk PPC arbiter supports both fixed and rotating priority schemes. Refer to Chapter 2 of this manual for programming details.

PCI Bus Arbitration

Operating in the normal board configuration, the host board must provide the PCI bus arbitration signals for the Hawk and the 21143. The Hawk REQ/GNT signals are provided on standard PMC REQ/GNT pins while the 21143 REQ/GNT signals are provided on the PPMC defined alternate REQB/GNTB pins (PMC Connector P12, pins 52 and 54).

PPC-to-PCI Bus Clock Ratio

Hawk determines the PPC-to-PCI bus clock ratio by reading the state of the RD10-RD12 pins at power up. The state of the RD10-RD12 pins is determined by configuration resistors. Software can determine the PPC-to-PCI bus clock ratio by reading the Hawk Hardware Control-Status Register at address \$FEFF 0010. Refer to Chapter 2 of this manual for details.

Hawk I2C Interface

The ASIC has an I2C (Inter-Integrated Circuit) two-wire serial interface bus with a serial clock line (SCL) and a serial data line (SDA). This interface has *master-only* capability and will be used to obtain various configuration information from slave I2C serial EEPROM devices. Three on-board 256x8 EEPROM devices will maintain the configuration information related to the board Vital Product Data; (VPD), user specified configuration information, and the on-board memory subsystem data (Serial Presence Detect; SPD). The optional memory mezzanine will contain one or two 256x8 devices to define the memory configuration of the mezzanine. Finally, there may be a 256x8 EEPROM located on the host board. This device can be used to provide information on the configuration of the host board when the PPMC750-2xxx is operating as the System Controller.

Each slave EEPROM device connected to the I2C bus is software addressable by a unique address. The following table defines the addresses for each of these devices. Refer to page 3-23 for more information on the I2C Interface.

Table 1-5. I2C Device Addressing

Device Function	Size	Device Address (A2A1A0)	Software Address
Onboard Configuration VPD	256x8	000b	\$A0
Onboard User Configuration Data	256x8	001b	\$A2
Optional Host Board Configuration	256x8	011b	\$A6
Onboard Memory SPD (Bank A)	256x8	100b	\$A8
Memory Mezzanine SPD (Banks C/D)	256x8	101b	\$AA
Memory Mezzanine SPD (Banks E/F)	256x8	110b	\$AC

PCI Configuration Space

The IDSEL for the Hawk and 21143 are normally provided by the host board. The Hawk IDSEL signal is provided on standard PMC IDSEL pin (P12 pin 25) while the 21143 IDSEL signal is provided on the PPMC defined alternate IDSELB pin (P12 pin 34).

When operating as a System Controller, PCI Configuration Space accesses are accomplished via the Hawk using the CONADD and CONDAT Registers. The CONADD Register and the CONDAT Register are located at offset CF8h and CFCh, respectively, from the PCI I/O Base Address. Refer to Chapter 2 for more information on these registers. After a reset, the PCI I/O Base Address is defaulted to 80000000h. The Hawk IDSEL to AD bit mapping is determined by signal routing on the host board.

Operating Mode

The operating mode of the PPMC750-2xxx is determined by the state of the PMC MONARCH# pin. If MONARCH# is high, the PPMC750-2xxx will operate as a NON-MONARCH# or slave processor. If MONARCH# is low, the PPMC750-2xxx will operate as a MONARCH, or system controller module and provide PCI bus configuration and PCI interrupt handling functions. The PCI interrupt handling feature must be enabled in software by programming the MPIC accordingly. Software can determine the state of the MONARCH# signal by reading the System Status Register.

System Registers

The Hawk External Register Set interface is used to access the serial port UART and the module Status, Reset and Interrupt Routing registers.

TL16C550 UART

The TL16C550 UART provides the PPMC750-2xxx with an asynchronous serial debug port. Refer to the TL16C550 Data Sheet for additional details and programming information. The UART 8-bit data port is connected to the most significant bits of the 64-bit External Register Set port (RD0-RD7). The UART port addressing will occur on every 16-byte address boundary.

The following table shows the mapping of the 16550 registers within the Hawk External Register Set address space:

Table 1-6. TL16C550 Access Registers

External Register Set Address	Function			
FEF8 8000	Receiver Buffer (Read)			
	Transmitter Holding (Write)			
FEF8 8010	Interrupt Enable			
FEF8 8020	Interrupt Identification (Read)			
	FIFO Control (Write)			
FEF8 8030	Line Control			
FEF8 8040	MODEM Control			
FEF8 8050	Line Status			
FEF8 8060	MODEM Status			
FEF8 8070	Scratch			

Status Register

An 8-bit status register that defines the status of the PPMC750-2xxx is accessible through the External Register Set port.

REG	Status Register - FEF8 8080h							
BIT	RD0	RD1	RD2	RD3	RD4	RD5	RD6	RD7
FIELD							BAUDOUT	MONARCH_
OPER	R	R	R	R	R	R	R	R
RESET	X	X	X	X	X	X	X	X

MONARCH_ System Controller Mode bit. If this bit is set, the PPMC750-

2xxx is required to operate in the slave PPMC mode. If this bit is cleared, the PPMC750-2xxx must configure itself to operate

as the system controller.

BAUDOUT This bit monitors the state of the baud output clock of the

TL16C550 UART. The clock rate is equal to the 1.8432 MHz reference oscillator divided by the divisor specified in the UART baud generator divisor latches. This signal can be used as

a timing reference.

MODFAIL Bit Register

The MODFAIL Bit register provides the means to illuminate the module Fail LED and monitor the status of the ABORT_ signal.

REG	Module Fail Bit Register - FEF8 8090h							
BIT	RD0	RD1	RD2	RD3	RD4	RD5	RD6	RD7
FIELD							ABORT_	MODFAIL
OPER	R	R	R	R	R	R	R	R/W
RESET	X	X	X	X	X	X	X	1

MODFAIL Setting this bit will illuminate the Board Fail LED. Clearing this bit will turn off the LED.

ABORT_ This bit provides the current state of the ABORT_ signal. If set, ABORT_ is not active. If cleared, the ABORT_ signal is active.

MODRST Bit Register

The MODRST Bit register provides the means to reset the PPMC750-2xxx module.

REG	Module Reset Bit Register - FEF8 80A0h							
BIT	RD0	RD1	RD2	RD3	RD4	RD5	RD6	RD7
FIELD								MODRST
OPER	R	R	R	R	R	R	R	W
RESET	X	X	X	X	X	X	X	0

MODRST

Setting this bit resets the PPMC750-2xxx module, including the processor and the Hawk ASIC. The PMC RESETOUT_L signal will also be activated. This bit will automatically clear following the reset.

PCI Interrupt Routing Register

The PCI Interrupt Routing Register defines which PCI interrupt line will be driven when the Processor 1 interrupt output from MPIC is asserted.

REG	PCI Interrupt Routing Register - FEF8 80B0h							
BIT	RD0	RD1	RD2	RD3	RD4	RD5	RD6	Rd7
FIELD							SEL1	SELO
OPER	R	R	R	R	R	R	R/W	R/W
RESET	X	X	X	X	X	X	0	0

SEL[1:0]	PCI Interrupt
0b00	INTA#
0b01	INTB#
0b10	INTC#
0b11	INTD#

SEL[1:0] PCI Interrupt Select. This field is encoded as follows:

TBEN Bit Register

The TBEN Bit register provides the means to control the MPC750 Timebase Enable input.

REG	TBEN Bit Register - FEF8 80C0h							
BIT	RD0	RD1	RD2	RD3	RD4	RD5	RD6	RD7
FIELD								TBEN
OPER	R	R	R	R	R	R	R	R/W
RESET	X	X	X	X	X	X	X	1

TBEN

Processor Time Base Enable. When this bit is cleared, the TBEN pin of the MPC750 will be driven low. When this bit is set, the TBEN pin is driven high.

Introduction

Overview

This chapter describes the architecture and usage of the PowerPC to PCI Local Bus Bridge (PHB) and the Multi-Processor Interrupt Controller (MPIC) portion of the Hawk ASIC. The Hawk is intended to provide PowerPC 60x (PPC60x) compliant devices access to devices residing on the PCI Local Bus. In the remainder of this chapter, the PPC60x bus will be referred to as the PPC bus and the PCI Local Bus as PCI. PCI is a high performance 32-bit or 64-bit, burst mode, synchronous bus capable of transfer rates of 132 MByte/sec in 32-bit mode or 264 MByte/sec in 64-bit mode using a 33 MHz clock.

Features

□ PPC Bus Interface

- Direct interface to MPC750 processor.
- 64-bit data bus, 32-bit address bus.
- Four independent software programmable slave map decoders.
- Multi-level write post FIFO for writes to PCI.
- Support for PPC bus clock speeds up to 100 MHz.
- Selectable big or little endian operation.
- 3.3 V signal levels

□ PCI Interface

- Fully PCI Rev. 2.1 compliant.
- 32-bit addressing, 32 or 64-bit data bus.
- Support for accesses to all three PCI address spaces.
- Multiple-level write posting buffers for writes to the PPC bus.

- Read-ahead buffer for reads from the PPC bus.
- Four independent software programmable slave map decoders.

□ Interrupt Controller

- MPIC compliant.
- MPIC programming model.
- Support for 16 external interrupt sources and two processors.
- Supports 15 programmable Interrupt and Processor Task priority levels.
- Supports the connection of an external 8259 for ISA/AT compatibility.
- Distributed interrupt delivery for external I/O interrupts.
- Multiprocessor interrupt control allowing any interrupt source to be directed to either processor.
- Multilevel cross processor interrupt control for multiprocessor synchronization.
- Four Interprocessor Interrupt sources
- Four 32-bit tick timers.
- Processor initialization control
- ☐ Two 64-bit general purpose registers for cross-processor messaging.

Block Diagram




Figure 2-1. Hawk's PCI Host Bridge Block Diagram

Functional Description

Architectural Overview

A functional block diagram of the Hawk's PHB is shown in Figure 2-1. The PHB control logic is subdivided into the following functions: PCI slave, PCI master, PPC slave and PPC master. The PHB data path logic is subdivided into the following functions: PCI FIFO, PPC FIFO, PCI Input, PPC Input, PCI Output, and PPC Output. Address decoding is handled in the PCI Decode and PPC Decode blocks. The control register logic is contained in the PCI Registers and PPC Registers blocks. The clock phasing and reset control logic is contained within the PPC/PCI Clock block.

The FIFO structure implemented within PHB has been selected to allow independent data transfer operations to occur between PCI bound transactions and PPC bound transactions. The PCI FIFO is used to support PPC bound transactions, while the PPC FIFO is used to support PCI bound transactions. Each FIFO supports a command path and a data path. The data path portion of each FIFO incorporates a multiplexer to allow selection between write data and read data, as well as logic to handle the PPC/PCI endian function.

All PPC originated PCI bound transactions utilize the PPC Slave and PCI Master functions for maintaining bus tracking and control. During both write and read transactions, the PPC Slave will place command information into the PPC FIFO. The PCI Master will draw this command information from the PPC FIFO when it is ready to process the transaction. During write transactions, write data is captured from the PPC60x bus within the PPC Input block. This data is fed into the PPC FIFO. The PCI Output block removes the data from the FIFO and presents it to the PCI bus. During read transactions, read data is captured from the PCI bus within the PCI Input block. From there, the data is fed into the PPC FIFO. The PPC Output block removes the data from the FIFO and presents it to the PPC60x bus.

All PCI originated PPC bound transactions utilize the PCI Slave and PPC Master functions for maintaining bus tracking and control. During both write and read transactions, the PCI Slave will place command information

into the PCI FIFO. The PPC Master will draw this command information from the PCI FIFO when it is ready to process the transaction. During write transactions, write data is captured from the PCI bus within the PCI Input block. This data is fed into the PCI FIFO. The PPC Output block removes the data from the FIFO and presents it to the PPC60x bus. During read transactions, read data is captured from the PPC60x bus within the PPC Input block. From there, the data is fed into the PCI FIFO. The PCI Output block removes the data from the FIFO and presents it to the PCI bus.

The MPIC is hosted by the PHB. A custom MPIC Interface is provided to allow write data and control to be passed to the MPIC and to allow read data to be passed back to the PHB. The MPIC Interface is controlled exclusively by the PCI Slave.

The data path function imposes some restrictions on access to the MPIC, the PCI Registers, and the PPC Registers. The MPIC and the PCI Registers are only accessible to PCI originated transactions. The PPC Registers are only accessible to PPC originated transactions.

PHB has several small blocks that support various PPC functions. Arbitration is provide by the PPC Arbiter block. Cache line locking (via PCI Lock) is handled by the PPC Lock block. Finally, a timer function is implemented in the PPC Timer block.

PHB also provides miscellaneous support for various PCI functions. Arbitration on the PCI bus is handled by the PCI Arbiter block. Parity checking and generation is handled within the PCI Parity block.

PPC Bus Interface

The PPC Bus Interface is designed to be coupled directly to up to two PPC601, PPC 603, or PPC604 microprocessors and one peripheral PPC60x master device. It uses a subset of the capabilities of the PPC bus protocol.

PPC Address Mapping

The PHB will map either PCI memory space or PCI I/O space into PPC address space using four programmable map decoders. These decoders provide windows into the PCI bus from the PPC bus. The most significant

16 bits of the PPC address are compared with the address range of each map decoder, and if the address falls within the specified range, the access is passed on to the PCI. An example of this is shown in Figure 2-2.




Figure 2-2. PPC to PCI Address Decoding

There are no limits imposed by the PHB on how large of an address space a map decoder can represent. There is a lower limit of a minimum of 64 KBytes due to the resolution of the address compare logic.

For each map, there is an associated set of attributes. These attributes are used to enable read accesses, enable write accesses, enable write posting, and define the PCI transfer characteristics.

Each map decoder also includes a programmable 16-bit address offset. The offset is added to the 16 most significant bits of the PPC address, and the result is used as the PCI address. This offset allows PCI devices to reside at any PCI address, independent of the PPC address map. An example of this is shown in Figure 2-3.




Figure 2-3. PPC to PCI Address Translation

Care should be taken to assure that all programmable decoders decode unique address ranges since overlapping address ranges will lead to undefined operation.

PPC Slave

The PPC slave provides the interface between the PPC bus and the PPC FIFO. The PPC slave is responsible for tracking and maintaining coherency to the PPC60x processor bus protocol. The actions taken by the PPC Slave to service a transaction are dependent upon whether the transaction is posted or compelled. During compelled transactions, such as a read or a non-posted single beat write, the PPC Slave will hold off asserting AACK_ and TA_ until after the transaction has completed on the PCI bus. This has the effect of removing all levels of pipelining during compelled PHB accesses. The interdependency between the assertion of

AACK_ and TA_ allows the PPC Slave to assert a retry to the processor in the event that the transaction is unable to complete on the PCI side. It should be noted that any transaction that crosses a PCI word boundary could be disrupted after only having a portion of the data transferred.

The PPC Slave cannot perform compelled burst write transactions. The PPC bus protocol mandates that the qualified retry window must occur no later than the assertion of the first TA_ of a burst transaction. If the PHB were to attempt a compelled linkage for all beats within a burst write, there is a possibility that the transaction could be interrupted. The interruption would occur at a time past the latest qualified retry window and the PPC Slave would be unable to retry the transaction. Therefore, all burst write transactions will be posted regardless of the write posting attribute within the associated map decoder register.

If the PPC Slave is servicing a posted write transaction and the PPC FIFO can accept the transaction, the assertion of AACK_ and TA_ will occur as soon as the PPC Slave decode logic settles out and the PPC bus protocol allows for the assertion. If the PPC FIFO is full, the PPC Slave will hold the processor with wait states (AACK_ will not be asserted) until there is room within the PPC FIFO to store the pending transaction.

The PPC slave divides PPC command types into three categories: address only, write, and read. If a command type is an address only and the address presented at the time of the command is a valid PHB address, the PPC slave will respond immediately by asserting AACK_. The PHB will not respond to address only cycles where the address presented is not a PHB address. The response of the PPC slave to command types is listed in Table 2-1.

Table 2-1. PPC Slave Response Command Types

PPC Transfer Type	Transfer Encoding	Transaction
Clean Block	00000	Addr Only
Flush Block	00100	Addr Only
SYNC	01000	Addr Only
Kill Block	01100	Addr Only
EIEIO	10000	Addr Only

Table 2-1. PPC Slave Response Command Types (Continued)

PPC Transfer Type	Transfer Encoding	Transaction
ECOWX	10100	No Response
TLB Invalidate	11000	Addr Only
ECIWX	11100	No Response
LWARX	00001	Addr Only
STWCX	00101	Addr Only
TLBSYNC	01001	Addr Only
ICBI	01101	Addr Only
Reserved	1XX01	No Response
Write-with-flush	00010	Write
Write-with-kill	00110	Write
Read	01010	Read
Read-with-intent-to-modify	01110	Read
Write-with-flush-atomic	10010	Write
Reserved	10110	No Response
Read-atomic	11010	Read
Read-with-intent-to-modify-atomic	11110	Read
Reserved	00011	No Response
Reserved	00111	No Response
Read-with-no-intent-to-cache	01011	Read
Reserved	01111	No Response
Reserved	1xx11	No Response

PPC FIFO

A 64-bit by 8 entry FIFO (2 cache lines total) is used to hold data between the PPC Slave and the PCI Master to ensure that optimum data throughput is maintained. The same FIFO is used for both read and write transactions. A 46-bit by 4 entry FIFO is used to hold command information being passed between the PPC Slave and the PCI Master. If write posting has been enabled, then maximum number of transactions that may be posted is limited by the abilities of either the data FIFO or the command FIFO. For

example, two burst transactions would make the data FIFO the limiting factor for write posting. Four single beat transactions would make the command FIFO be the limiting factor. If either limit is exceeded then any pending PPC transactions will be delayed (AACK_ and TA_ will not be asserted) until the PCI Master has completed a portion of the previously posted transactions and created some room within the command and/or data FIFOs.

The PHB does not support byte merging or byte collapsing. Each and every single beat transaction presented to the PPC Slave will be presented to the PCI bus as a unique single beat transfer.

PPC Master

The PPC Master can transfer data either in 1-to-8 byte single beat transactions or 32 byte four beat burst transactions. This limitation is strictly imposed by the PPC60x bus protocol. The PPC Master will attempt to move data using burst transfers whenever possible. If a transaction starts on a non-cache line address, the PPC Master will perform as many single beat transactions as needed until the next highest cache line boundary is reached. If a write transaction ends on a non-cache line boundary, then the PPC Master will finish the transaction with as many single beat transactions as needed to complete the transaction. Table 2-2 shows the relationship between starting addresses and PPC60x bus transaction types when write posting and read ahead are enabled.

Table 2-2. PPC Master Transaction Profiles and Starting Offsets

Start Offset (i.e. from 0x00,0x20,0x40, etc.)	Write Profile	Read Profile	Notes
0x00 -> 0x07	Burst @ 0x00 Burst @ 0x20	Burst @ 0x00 Burst @ 0x20	Most efficient
0x08 -> 0x0f	Single @ 0x08 Single @ 0x10 Single @ 0x18 Burst @ 0x20	Burst @ 0x00 Burst @ 0x20	Discard read beat 0x00
0x10 -> 0x17	Single @ 0x10 Single @ 0x18 Burst @ 0x20	Burst @ 0x00 Burst @ 0x20 	Discard read beat 0x00 and 0x08
0x18 -> 0x1f	Single @ 0x18 Burst @ 0x20 	Single @ 0x18 Burst @ 0x20 	

While the PCI Slave is filling the PCI FIFO with write data, the PPC Master can be moving previously posted write data onto the PPC60x bus. In general, the PPC60x bus is running at a higher clock rate than the PCI bus, which means the PCI bus can transfer data at a continuous uninterrupted burst while the PPC60x bus transfers data in distributed multiple bursts. The PHB write posting mechanism has been tuned to create the most efficient possible data transfer between the two busses during typical operation. It is conceivable that some non-typical conditions could exist that would upset the default write post tuning of the PHB. For example, if a PPC60x master is excessively using PPC60x bus bandwidth, then the additional latency associated with obtaining ownership of the PPC60x bus might cause the PCI Slave to stall if the PCI FIFO gets full. If the PCI Slave is continuously stalling during write posted transactions, then further tuning might be needed. This can be accomplished by changing the WXFT (Write Any Fifo Threshold) field within the **PSATTx** registers to recharacterize PHB write posting mechanism. The FIFO

threshold should be lowered to anticipate any additional latencies incurred by the PPC Master on the PPC60x bus. Table 2-3 summarizes the PHB available write posting options.

Table 2-3. PPC Master Write Posting Options

WXFT	WPEN	PPC60x Start	PPC60x Continuation
XX	0	FIFO = 1 dword	FIFO = 1 dword
00	1	FIFO >= 4 cache lines	FIFO >= 1 cache line
01	1	FIFO >= 3 cache lines	FIFO >= 1 cache line
10	1	FIFO >= 2 cache lines	FIFO >= 1 cache line
11	1	FIFO >= 1 cache lines	FIFO >= 1 cache line

The PPC Master has an optional read ahead mode controlled by the RAEN bit in the **PSATTx** registers that allows the PPC Master to prefetch data in bursts and store it in the PCI FIFO. The contents of the PCI FIFO will then be used to satisfy the data requirements for the remainder of the PCI read transaction. The PHB read ahead mechanism has been tuned for maximum efficiency during typical operation conditions. If excessive latencies are encountered on the PPC60x bus, it may be necessary to tune the read ahead mechanism to compensate for this. Additional tuning of the read-ahead function is controlled by the RXFT/RMFT (Read Any Fifo Threshold/Read Multiple Fifo Threshold) fields in the **PSATTx** registers. These fields can be used to characterize when the PPC Master will continue reading ahead with respect to the PCI FIFO threshold. The FIFO threshold should be raised to anticipate any additional latencies incurred by the PPC Master on the PPC60x bus. Table 2-4 summarizes the PHB available read ahead options.

Table 2-4. PPC Master Read Ahead Options

RXFT	RMFT	RAEN	PCI Command	Initial Read Size	Continuation	Subsequent Read Size
xx	xx	0	Read Read Line	1 cache line	PCI received data and FRAME_ asserted	1 cache line

Initial Subsequent **RXFT RMFT RAEN** Continuation **PCI Command Read Size** Read Size 1 4 cache lines FIFO <= 0 FIFO >= 4 00 Read XX cache lines cache lines Read Line Read Multiple 00 Х XX 1 FIFO <= 1 FIFO >= 4Read 4 cache lines 01 XX cache lines cache line Read Line Read Multiple XX 01 Х 10 1 Read 4 cache lines FIFO <= 2 FIFO >= 4 XX cache lines cache lines Read Line 10 Х Read Multiple XX 11 1 4 cache lines FIFO <= 3 FIFO >= 4 Read XX cache lines cache lines Read Line Read Multiple 11 Х XX

Table 2-4. PPC Master Read Ahead Options (Continued)

Upon completion of a prefetched read transaction, any residual read data left within the PCI FIFO will be invalidated (discarded). The PHB does not have a mechanism for snooping the PPC60x bus for transactions associated with the prefetched read data within the PCI FIFO, therefore caution should be exercised when using the prefetch option within coherent memory space.

The PPC Master will never perform prefetch reads beyond the address range mapped within the PCI Slave map decoders. As an example, assume PHB has been programmed to respond to PCI address range \$10000000 through \$1001FFFF with an offset of \$2000. The PPC Master will perform its last read on the PPC60x bus at cache line address \$3001FFFC or word address \$3001FFF8.

The PPC60x bus transfer types generated by the PPC Master depend on the PCI command code and the INV/GBL bits in the **PSATTx** registers. The GBL bit determines whether or not the GBL_ signal is asserted for all portions of a transaction and is fully independent of the PCI command code and INV bit. A following table shows the relationship between the PCI command codes and the INV bit.

Table 2-5. PPC Master Transfer Types

PCI Command Code	INV	PPC Transfer Type	PPC Transfer Size	TT0-TT4
Memory Read Memory Read Multiple Memory Read Line	0	Read	Burst/Single Beat	01010
Memory Read Memory Read Multiple Memory Read Line	1	Read With Intent to Modify	Burst/Single Beat	01110
Memory Write Memory Write and Invalidate	х	Write with Kill	Burst	00110
Memory Write Memory Write and Invalidate	х	Write with Flush	Single Beat	00010

The PPC master incorporates an optional operating mode called Bus Hog. When Bus Hog is enabled, the PPC master will continually request the PPC bus for the entire duration of each PCI transfer. When Bus Hog is not enabled, the PPC master will structure its bus request actions according to the requirements of the FIFO. The Bug Hog mode was primarily designed to assist with system level debugging and is not intended for normal modes of operation. It is a brute force method of guaranteeing that all PCI to PPC60x transactions will be performed without any intervention by host CPU transactions. Caution should be exercised when using this mode since the over-generosity of bus ownership to the PPC master can be detrimental to the host CPU's performance. The Bus Hog mode can be controlled by the XMBH bit within the GCSR. The default state for XMBH is disabled.

PPC Arbiter

PHB has an internal PPC60x bus arbiter. The use of this arbiter is optional. If the internal arbiter is disabled, then the PHB must be allowed to participate in an externally implemented PPC60x arbitration mechanism.

The selection of either internal or external PPC arbitration mode is made by sampling an RD line at the release of reset. Please see the section titled "PHB Hardware Configuration" in this chapter for more information.

PHB has been designed to accommodate up to four PPC60x bus masters, including itself (HAWK), two processors (CPU0/CPU1) and an external PPC60x master (EXTL). EXTL can be an L2 cache, a second bridge chip, etc. When the PPC Arbiter is disabled, PHB will generate an external request and listen for an external grant for itself. It will also listen to the other external grants to determine the PPC60x master identification field (XID) within the GCSR. When the PPC Arbiter is enabled, PHB will receive requests and issue grants for itself and for the other three bus masters. The XID field will be determined by the PPC Arbiter.

The PPC60x arbitration signals and their functions are summarized in Table 2-6.

Internal Arbiter **External Arbiter** Pin Pin Name Reset Type Direction **Function** Direction **Function** XARB0 BiDir Tristate Output CPU0 Grant Input CPU0 Grant XARB1 BiDir Tristate Output CPU1 Grant Input CPU1 Grant XARB2 BiDir Tristate Output EXTL Grant_ Input EXTL Grant_ XARB3 BiDir Tristate Input CPU0 Request Output HAWK Request_ XARB4 Input Input CPU1 Request Input HAWK Grant XARB5 Input - -Input EXTL Request Input - -

Table 2-6. PPC Arbiter Pin Assignments

While RST_ is asserted, XARB0 through XARB4 will be held in tri-state. If the internal arbiter mode is selected, then XARB0 through XARB3 will be driven to an active state no more than ten clock periods after PHB has detected a rising edge on RST_. If the external arbiter mode has been selected, then XARB4 will be driven to an active state no more than ten clock periods after PHB has detected a rising edge on RST_.

The PPC Arbiter implements the following prioritization scheme:

- □ HAWK (Highest Priority)
- □ EXTL
- □ CPUx
- □ CPUy (Lowest Priority)

The PPC Arbiter is controlled by the **XARB** register within the PHB PPC60x register group.

The PPC Arbiter supports two prioritization schemes. Both schemes affect the priority of the CPU's with respect to each other. The CPU fixed option always places the priority of CPU0 over that of CPU1. The CPU rotating option gives priority on a rotational basis between CPU0 and CPU1. In all cases the priority of the CPUs remains fixed with respect to the priority of HAWK and EXTL, with HAWK always having the highest priority of all.

The PPC Arbiter supports four parking modes. Parking is implemented only on the CPUs and is not implemented on either HAWK or EXTL. The parking options include parking on CPU0, parking on CPU1, parking on the last CPU, or parking disabled.

There are various system level debug functions provided by the PPC Arbiter. The PPC Arbiter has the optional ability to flatten the PPC60x bus pipeline. Flattening can be imposed uniquely on single beat reads, single beat writes, burst reads, and burst writes. It is possible to further qualify the ability to flatten based on whether there is a switch in masters or whether to flatten unconditionally for each transfer type. This is a debug function only and is not intended for normal operation.

PPC Parity

PHB will generate data parity whenever it is sourcing PPC data. This happens during PPC Master write cycles and PPC Slave read cycles. Valid data parity will be presented when DBB_ is asserted for PPC Master write cycles. Valid data parity will be presented when TA_ is asserted for PPC Slave read cycles.

PHB will check data parity whenever it is sinking PPC data. This happens during PPC Master read cycles and PPC Slave write cycles. Data parity will be considered valid anytime TA_ has been asserted. If a data parity

error is detected, then the PHB will latch address and attribute information within the **ESTAT**, **EADDR**, and **EATTR** registers, and an interrupt or machine check will be generated depending on the programming of the **ESTAT** register.

PHB has a mechanism to purposely induce data parity errors for testability. The DPE field within the **ETEST** register can be used to purposely inject data parity errors on specific data parity lines. Data parity errors can only be injected during cycles where PHB is sourcing PPC data.

PHB will generate address parity whenever it is sourcing a PPC address. This will happen for all PPC Master transactions. Valid address parity will be presented when ABB_ is being asserted.

PHB has a mechanism to purposely inject address parity errors for testability. The APE field within the **ETEST** register can be used to purposely inject address parity errors on specific address parity lines. Address parity errors can only be injected during cycles where PHB is sourcing a PPC address.

PHB does not have the ability to check for address parity errors.

PPC Bus Timer

The PPC Timer allows the current bus master to recover from a potential lock-up condition caused when there is no response to a transfer request. The time-out length of the bus timer is determined by the XBT field within the **GCSR**.

The PPC Timer is designed to handle the case where an address tenure is not closed out by the assertion of AACK_. The PPC Timer will not handle the case where a data tenure is not closed out by the appropriate number of TA_ assertions. The PPC Timer will start timing at the exact moment when the PPC60x bus pipeline has gone flat. In other words, the current address tenure is pending closure, all previous data tenures have completed, and the current pending data tenure awaiting closer is logically associated with the current address tenure.

The time-out function will be aborted if AACK_ is asserted anytime before the time-out period has passed. If the time-out period reaches expiration, then the PPC Timer will assert AACK_ to close the faulty address tenure.

If the transaction was an address only cycle, then no further action will be taken. If the faulty transaction was a data transfer cycle, then the PPC Timer will assert the appropriate number of TA_'s to close the pending data tenure. Error information related to the faulty transaction will be latched within the **ESTAT**, **EADDR**, and **EATTR** registers, and an interrupt or machine check will be generated depending on the programming of the **ESTAT** register.

There are two exceptions that will dynamically disable the PPC Timer. If the transaction is PCI bound, then the burden of closing out a transaction is left to the PCI bus. Note that a transaction to the PPC60x registers is considered to be PCI bound since the completion of these types of accesses depends on the ability of the PCI bus to empty PCI bound write posted data.

A second exception is the assertion of the XTOCLM_ signal. This is an open collector (wired OR) bi-directional signal that is used by a bridge to indicate the burden of timing a transaction has been passed on to another bus domain. The PHB will assert this signal whenever it has determined that a transaction is being timed by its own PCI bus. Any other bridge devices listening to this signal will understand that the current pending cycle should not be subject to a time-out period. During non-PCI bound cycles, PPC Timer will abort the timing of the transaction any time it detects XTOCLM_ has been asserted.

PCI Bus Interface

The PCI Interface of the PHB is designed to connect directly to a PCI Local Bus and supports Master and Target transactions within Memory Space, I/O Space, and Configuration Space.

PCI Address Mapping

The PHB provides three resources to the PCI:

- □ Configuration registers mapped into PCI Configuration space
- □ PPC bus address space mapped into PCI Memory space

 MPIC control registers mapped into either PCI I/O space or PCI Memory space

Configuration Registers:

The PHB Configuration registers are mapped within PCI Configuration space according to how the system connects Hawk's DEVSEL_pin. PHB provides a configuration space that is fully compliant with the PCI Local Bus Specification 2.1 definition for configuration space. There are two base registers within the standard 64 byte header that are used to control the mapping of MPIC. One register is dedicated to mapping MPIC into PCI I/O space, and the other register is dedicated to mapping MPIC into PCI Memory space. The mapping of PPC address space is handled by device specific registers located above the 64 byte header. These control registers support a mapping scheme that is functionally similar to the PCI-to-PPC mapping scheme described in the section titled PPC Address Mapping.

PPC Bus Address Space:

The PHB will map PPC address space into PCI Memory space using four programmable map decoders. The most significant 16 bits of the PCI address is compared with the address range of each map decoder, and if the address falls within the specified range, the access is passed on to the PPC bus. An example of this is shown in Figure 2-4.




Figure 2-4. PCI to PPC Address Decoding

There are no limits imposed by the PHB on how large of an address space a map decoder can represent. There is a lower limit of a minimum of 64 KBytes due to the resolution of the address compare logic.

For each map, there is an independent set of attributes. These attributes are used to enable read accesses, enable write accesses, enable write posting, and define the PPC bus transfer characteristics.

Each map decoder also includes a programmable 16-bit address offset. The offset is added to the 16 most significant bits of the PCI address, and the result is used as the PPC address. This offset allows devices to reside at any PPC address, independent of the PCI address map. An example of this is shown in Figure 2-5.




Figure 2-5. PCI to PPC Address Translation

All PHB address decoders are prioritized so that programming multiple decoders to respond to the same address is not a problem. When the PCI address falls into the range of more than one decoder, only the highest priority one will respond. The decoders are prioritized as shown below.

Decoder	Priority
PCI Slave 0	highest
PCI Slave 1	
PCI Slave 2	
	\
PCI Slave 3	lowest

MPIC Control Registers:

The MPIC control registers are located within either PCI Memory or PCI I/O space using traditional PCI defined base registers within the predefined 64-byte header. Please see the section on *MPIC Interrupt Controller Implementation* for more information.

PCI Slave

The PCI Slave provides the control logic needed to interface the PCI bus to the PCI FIFO. The PCI Slave can accept either 32-bit or 64-bit transactions, however it can only accept 32-bit addressing. There is no limit to the length of the transfer that the PCI Slave can handle. During posted write cycles, the PCI Slave will continue to accept write data until the PCI FIFO is full. If the PCI FIFO is full, the PCI Slave will hold off the master with wait states until there is more room in the FIFO. The PCI Slave will not initiate a disconnect. If the write transaction is compelled, the PCI Slave will hold off the master with wait states while each beat of data is being transferred. The PCI Slave will issue TRDY_ only after the data transfer has successfully completed on the PPC bus. If a read transaction is being performed within an address space marked for prefetching, the PCI Slave (in conjunction with the PPC Master) will attempt to read ahead far enough on the PPC bus to allow for an uninterrupted burst transaction on the PCI bus. Read transactions within address spaces marked for no prefetching will receive a TRDY_ indication on the PCI bus only after one

burst read has successfully completed on the PPC bus. Each read on the PPC bus will only be started after the previous read has been acknowledged on the PCI bus and there is an indication that the PCI Master wishes for more data to be transferred.

The following paragraphs identify some associations between the operation of the PCI slave and the PCI 2.1 Local Bus Specification requirements.

Command Types:

Table 2-7 shows which types of PCI cycles the slave has been designed to accept.

Table 2-7. PCI Slave Response Command Types

Command Type	Slave Response?		
Interrupt Acknowledge	No		
Special Cycle	No		
I/O Read	Yes		
I/O Write	Yes		
Reserved	No		
Reserved	No		
Memory Read	Yes		
Memory Write	Yes		
Reserved	No		
Reserved	No		
Configuration Read	Yes		
Configuration Write	Yes		
Memory Read Multiple	Yes		
Dual Address Cycle	No		
Memory Read Line	Yes		
Memory Write and Invalidate	Yes		

Addressing:

The PCI Slave will accept any combination of byte enables during read or write cycles. During write cycles, a discontinuity (i.e., a 'hole') in the byte enables forces the PCI Slave to issue a disconnect. During all read cycles, the PCI Slave returns an entire word of data regardless of the byte enables. During I/O read cycles, the PCI Slave performs integrity checking of the byte enables against the address being presented and assert SERR* in the event there is an error.

The PCI Slave only honors the Linear Incrementing addressing mode. The PCI Slave performs a disconnect with data if any other mode of addressing is attempted.

Device Selection:

The PCI slave will always respond valid decoded cycles as a medium responder.

Target Initiated Termination:

The PCI Slave normally strives to complete transactions without issuing disconnects or retries. There are four exceptions where the PCI Slace performs a disconnect:

- □ All burst configuration cycles are terminated with a disconnect after one data beat has been transferred.
- □ All transactions that have a byte enable hole are disconnected.
- □ All transactions attempting to perform non-linear addressing mode are terminated with a disconnect after one data beat is transferred.
- A transaction that crosses from a valid PHB deode space to an invalid PHB decode space is disconnected. Note that this does not include crossing contiguous multiple map decoder space, in which case PHB does not issue a disconnect.

There are two exceptions where the PCI Slave performs a retry (disconnect with no data transfer):

□ While within a lock sequence, the PCI Slave retries all non-locking masters.

□ At the completion of a lock sequence between the times the two locks are released on the PCI bus and the PPC bus. All accesses to the PCI Slave regardless of who is the master will be retried.

Delayed Transactions:

The PCI Slave does not participate in the delayed transaction protocol.

Fast Back-to-Back Transactions:

The PCI Slave supports both of the fundamental target requirements for fast back-to-back transactions. The PCI slave meets the first criteria of being able to successfully track the state of the PCI bus without the existence of an IDLE state between transactions. The second criteria associate with signal turn-around timing is met by default since the PCI Slave functions as a medium responder.

Latency:

The PCI slave does not have any hardware mechanisms in place to guarantee that the initial and subsequent target latency requirements are met. Typically this is not a problem since the bandwidth of the PPC bus far exceeds the bandwidth of the PCI bus.

Exclusive Access:

The PCI Slave fully supports the PCI lock function. From the perspective of the PPC bus, the PHB enables a lock to a single 32 byte cache line. When a cache line has been locked, the PHB snoops all transactions on the PPC bus. If a snoop hit happens, the PHB retries the transaction. Note that the retry is 'benign' since there is no follow-on transaction after the retry is asserted. The PHB contiues to snoop and retry all accesses to the locked cache line until a valid 'unlock' is presented to the PHB and the last locked cache line transaction is successfully executed.

Note that the PHB locks the cache line that encompasses the actual address of the locked transaction. For example, a locked access to offset 0x28 creates a lock on the cache line starting at offset 0x20.

From the perspective of the PCI bus, the PCI Slave locks the entire resource. Any attempt by a non-locking master to access any PCI resource represented by the PHB results in the PCI Slave issuing a retry.

Parity:

The PCI Slave supports address parity error detection, data parity generation and data parity error detection.

Cache Support:

The PCI Slave does not participate in the PCI caching protocol.

PCI FIFO

A 64-bit by 16 entry FIFO (4 cache lines total) is used to hold data between the PCI Slave and the PPC Master to ensure that optimum data throughput is maintained. The same FIFO is used for both read and write transactions. A 52-bit by 4 entry FIFO is used to hold command information being passed between the PCI Slave and the PPC Master. If write posting is enabled, then the maximum number of transactions that may be posted is limited by the abilities of either the data FIFO or the command FIFO. For example, one burst transaction, 16 dwords long, would make the data FIFO the limiting factor for write posting. Four single beat transactions would make the command FIFO be the limiting factor. If either limit is exceeded then any pending PCI transactions are delayed (TRDY_ is not asserted) until the PPC Master has completed a portion of the previously posted transactions and created some room within the command and/or data FIFOs.

PCI Master

The PCI Master, in conjunction with the capabilities of the PPC Slave, attempt to move data in either single beat or four-beat (burst) transactions. The PCI Master supports 32-bit and 64-bit transactions in the following manner:

- □ All PPC60x single beat transactions, regardless of the byte count, are subdivided into one or two 32-bit transfers, depending on the alignment and the size of the transaction. This includes single beat 8-byte transactions.
- □ All PPC60x burst transactions are transferred in 64-bit mode if the PCI bus has 64-bit mode enabled. If at any time during the transaction the PCI target indicates it can not support 64-bit mode,

the PCI Master continues to transfer the remaining data within that transaction in 32-bit mode.

The PCI Master can support Critical Word First (CWF) burst transfers. The PCI Master divides this transaction into two parts. The first part starts on the address presented with the CWF transfer request and continues up to the end of the current cache line. The second transfer starts at the beginning of the associated cache line and works its way up to (but not including) the word addressed by the CWF request.

It should be noted that even though the PCI Master can support burst transactions, a majority of the transaction types handled are single-beat transfers. Typically PCI space is not configured as cache-able, therefore burst transactions to PCI space would not naturally occur. It must be supported since it is conceivable that bursting could happen. For example, nothing prevents the processor from loading up a cache line with PCI write data and manually flushing the cache line.

The following paragraphs identify some associations between the operation of the PCI Master and the PCI 2.1 Local Bus Specification requirements.

Command Types:

The PCI Command Codes generated by the PCI Master depend on the type of transaction being performed on the PPC bus. Please refer to the section on the *PPC Slave* earlier in this chapter for a further description of PPC bus read and PPC bus write. Table 2-8 summarizes the command types supported and how they are generated.

Entity Addressed PPC TBST* MEM C/BE **PCI Command** Transfer Type **PIACK** Read 0000 Interrupt Acknowledge X X Write CONADD/CONDAT 0001 Special Cycle Х Х 0010 I/O Read PPC Mapped PCI Space Read 0 Х Write 0011 I/O Write х 0 0100 -- Unsupported --Reserved

Table 2-8. PCI Master Command Codes

PPC TBST* C/BE **PCI Command Entity Addressed** MEM **Transfer Type** -- Unsupported --0101 Reserved PPC Mapped PCI Space Read 1 1 0110 Memory Read Write 0111 Memory Write х -- Unsupported --1000 Reserved -- Unsupported --1001 Reserved CONADD/CONDAT Read 1010 Configuration Read X Х CONADD/CONDAT Write 1011 Configuration Write X Х -- Unsupported --1100 Memory Read Multiple -- Unsupported --1101 Dual Address Cycle PPC Mapped PCI Space 0 1 1110 Memory Read Line Read -- Unsupported --1111 Memory Write and Invalidate

Table 2-8. PCI Master Command Codes (Continued)

Addressing:

The PCI Master generates all memory transactions using the Linear Incrementing addressing mode.

Combining, Merging, and Collapsing:

The PCI Master does not participate in any of these protocols.

Master Initiated Termination:

The PCI Master can handle any defined method of target retry, target disconnect, or target abort. If the target responds with a retry, the PCI Master waits for the required two clock periods and attempts the transaction again. This process continues indefinitely until the transaction is completed, the transaction is aborted by the target, or if the transaction is aborted due to a PHB detected bridge lock. The same happens if the target responds with a disconnect and there is still data to be transferred.

If the PCI Master detects a target abort during a read, any untransferred read data is filled with ones. If the PCI Master detects a target abort during a write, any untransferred portions of data will be dropped. The same rule applies if the PCI Master generates a Master Abort cycle.

Arbitration:

The PCI Master can support parking on the PCI bus. There are two cases where the PCI Master continuously asserts its request.

- If the PCI Master starts a transaction that is going to take more than
 one assertion of FRAME_, the PCI Master continuously asserts its
 request until the transaction has completed. For example, the PCI
 Master continuously asserts requests during the first part of a two
 part critical word first transaction.
- ☐ If at least one command is pending within the PPC FIFO.

The PCI Master always removes its request when it receives a disconnect or a retry.

There is a case where the PCI Master could assert a request but not actually perform a bus cycle. This may happen if the PCI Master is placed in the speculative request mode. Refer to the section titled PCI/PPC Contention Handling for more information. In no case will the PCI Master assert its request for more than 16 clocks without starting a transaction.

Fast Back-to-Back Transactions:

The PCI Master does not generate fast back-to-back transactions.

Arbitration Latency:

Because a bulk of the transactions are limited to single-beat transfers on PCI, the PCI Master does not implement a Master Latency Timer.

Exclusive Access:

The PCI Master is not able to initiate exclusive access transactions.

Address/Data Stepping:

The PCI Master does not participate in the Address/Data Stepping protocol.

Parity:

The PCI Master supports address parity generation, data parity generation, and data parity error detection.

Cache Support:

The PCI Master does not participate in the PCI caching protocol.

Generating PCI Cycles

There are four basic types of bus cycles that can be generated on the PCI bus:

- □ Memory and I/O
- Configuration
- Special Cycle
- □ Interrupt Acknowledge

Generating PCI Memory and I/O Cycles

Each programmable slave may be configured to generate PCI I/O or memory accesses through the MEM and IOM fields in its **XSATTx** register as shown below.


MEM	IOM	PCI Cycle Type	
1	X	Memory	
0	0	Contiguous I/O	
0	1	Spread I/O	

If the MEM bit is set, the PHB performs Memory addressing on the PCI bus. The PHB takes the PPC bus address, applies the offset specified in the XSOFFx register, and maps the result directly to the PCI bus.

The IBM CHRP specification describes two approaches for handling PCI I/O addressing: contiguous or spread address modes. When the MEM bit is cleared, the IOM bit is used to select between these two modes whenever a PCI I/O cycle is to be performed.

The PHB performs contiguous I/O addressing when the MEM bit is clear and the IOM bit is clear. The PHB takes the PPC address, apply the offset specified in the XSOFFx register, and map the result directly to PCI.

The PHB performs spread I/O addressing when the MEM bit is clear and the IOM bit is set. The PHB takes the PPC address, applies the offset specified in the MSOFFx register, and maps the result to PCI as shown in Figure 2-6.



1915 9702

Figure 2-6. PCI Spread I/O Address Translation

Spread I/O addressing allows each PCI device's I/O registers to reside on a different PPC memory page, so device drivers can be protected from each other using memory page protection.

All I/O accesses must be performed within natural word boundaries. Any I/O access that is not contained within a natural word boundary results in unpredictable operation. For example, an I/O transfer of four bytes starting at address \$80000010 is considered a valid transfer. An I/O transfer of four bytes starting at address \$80000011 is considered an invalid transfer since it crosses the natural word boundary at address \$80000013/\$80000014.

Generating PCI Configuration Cycles

The PHB uses configuration Mechanism #1 as defined in the PCI Local Bus Specification 2.1 to generate configuration cycles. Please refer to this specification for a complete description of this function.

Configuration Mechanism #1 uses an address register/data register format. Performing a configuration access is a two step process. The first step is to place the address of the configuration cycle within the CONFIG_ADDRESS register. Note that this action does not generate any cycles on the PCI bus. The second step is to either read or write configuration data into the CONFIG_DATA register. If the CONFIG_ADDRESS register is set up correctly, the PHB will pass this access on to the PCI bus as a configuration cycle.

The addresses of the CONFIG_ADDRESS and CONFIG_DATA registers are actually embedded within PCI I/O space. If the CONFIG_ADDRESS register has been set incorrectly or the access to either the CONFIG_ADDRESS or CONFIG_DATA register is not 1,2, or 4 bytes wide, the PHB will pass the access on to PCI as a normal I/O Space transfer.

The CONFIG_ADDRESS register is located at offset \$CF8 from the bottom of PCI I/O space. The CONFIG_DATA register is located at offset \$CFC from the bottom of PCI I/O space. The PHB address decode logic has been designed such that XSADD3 and XSOFF3 must be used for mapping to PCI Configuration (consequently I/O) space. The XSADD3/XSOFF3 register group is initialized at reset to allow PCI I/O access starting at address \$80000000. The powerup location (i.e., Little Endian disabled) of the CONFIG_ADDRESS register is \$80000CF8, and the CONFIG_DATA register is located at \$80000CFC.

The CONFIG_ADDRESS register must be prefilled with four fields: the Register Number, the Function Number, the Device Number, and the Bus Number.

The Register Number and the Function Number get passed along to the PCI bus as portion of the lower address bits.

When performing a configuration cycle, the PHB uses the upper 20 address bits as IDSEL lines. During the address phase of a configuration cycle, only one of the upper address bits will be set. The device that has its IDSEL connected to the address bit being asserted is selected for a configuration cycle. The PHB decodes the Device Number to determine which of the upper address lines to assert. The decoding of the five-bit Device Number is show as follows:.

Device Number	Address Bit		
00000	AD31		
00001 - 01010	All Zeros		
01011	AD11		
01100	AD12		
(etc.)	(etc.)		
11101	AD29		
11110	AD30		
11111	All Zeros		

The Bus Number determines which bus is the target for the configuration read cycle. The PHB will always host PCI bus #0. Accesses that are to be performed on the PCI bus connected to the PHB must have zero programmed into the Bus Number. If the configuration access is targeted for another PCI bus, then that bus number should be programmed into the Bus Number field. The PHB will detect a non-zero field and convert the transaction to a Type 1 Configuration cycle.

Generating PCI Special Cycles

The PHB supports the method stated in PCI Local Bus Specification 2.1 using Configuration Mechanism #1 to generate special cycles. To prime the PHB for a special cycle, the host processor must write a 32 bit value to the CONFIG_ADDRESS register. The contents of the write are defined later in this chapter under the CONFIG_ADDRESS register definition. After the write to CONFIG_ADDRESS has been accomplished, the next write to the CONFIG_DATA register causes the PHB to generate a special cycle on the PCI bus. The write data is driven onto AD[31:0] during the special cycle's data phase.

Generating PCI Interrupt Acknowledge Cycles

Performing a read from the PIACK register will initiate a single PCI Interrupt Acknowledge cycle. Any single byte or combination of bytes may be read from, and the actual byte enable pattern used during the read will be passed on to the PCI bus. Upon completion of the PCI interrupt acknowledge cycle, the PHB will present the resulting vector information obtained from the PCI bus as read data.

PCI Arbiter

The Hawk's internal PCI arbiter supports up to 8 PCI masters. This includes Hawk and 7 other external PCI masters. The arbiter can be configured to be enabled or disabled at reset time by strapping the rd[9] bit either high for enabled or low for disabled. Table 2-9 describes the pins and its function for both modes.

Table 2-9. PCI Arbiter Pin Description

Pin Name	Pin	Reset	Internal Arbiter		External Arbiter	
	Type		Direction	Function	Direction	Function
PARBI0	Input		Input	ext req0_	input	HAWK gnt_
PARBI1	Input		Input	ext req1_	Input	NA
PARBI2	Input		Input	ext req2_	Input	NA
PARBI3	Input		Input	ext_req3_	Input	NA
PARBI4	Input		Input	ext_req4_	Input	NA
PARBI5	Input		Input	ext req5_	Input	NA
PARBI6	Input		Input	ext req6_	Input	NA
PARBO0	Output	Tristate	Output	ext gnt0_	Output	HAWK req_
PARBO1	Output	Tristate	Output	ext gnt1_	Output	NA
PARBO2	Output	Tristate	Output	ext gnt2_	Output	NA
PARBO3	Output	Tristate	Output	ext gnt3_	Output	NA
PARBO4	Output	Tristate	Output	ext gnt4_	Output	NA
PARBO5	Output	Tristate	Output	ext gnt5_	Output	NA
PARBO6	Output	Tristate	Output	ext gnt6_	Output	NA

The Hawk's PCI arbiter has various programming options. It supports 3 different priority schemes: fixed, round robin and mixed mode. It also allows various levels of reprioritization programming options within fixed and mixed modes. Parking can be programmed to any of the requestors, the last requestor or none. A special bit is added to hold grant asserted for an agent that initiates a lock cycle. Once a lock cycle is detected, the grant is held asserted until the PCI LOCK_ pin is released. This feature works only when the "POL" bit is enabled.

The priority scheme can be programmed by writing the "PRI" field in the PCI Arbiter control register. The default setting for priority scheme is fixed mode. The Fixed mode holds each requestor at a fixed level in its hierarchy. The levels of priority for each requestor is programmable by writing the "HEIR" field in the PCI Arbiter control register. Table 2-describes all available settings for the "HEIR" field in fixed mode.

Table 2-10. Fixed Mode Priority Level Setting

HEIR				Priority	y Levels			
Setting	Highest							Lowest
000	PARB6	PARB5	PARB4	PARB3	PARB2	PARB1	PARB0	HAWK
001	HAWK	PARB6	PARB5	PARB4	PARB3	PARB2	PARB1	PARB0
010	PARB0	HAWK	PARB6	PARB5	PARB4	PARB3	PARB2	PARB1
011	PARB1	PARB0	HAWK	PARB6	PARB5	PARB4	PARB3	PARB2
100	PARB2	PARB1	PARB0	HAWK	PARB6	PARB5	PARB4	PARB3
101	PARB3	PARB2	PARB1	PARB0	HAWK	PARB6	PARB5	PARB4
110	PARB4	PARB3	PARB2	PARB1	PARB0	HAWK	PARB6	PARB5
111	PARB5	PARB4	PARB3	PARB2	PARB1	PARB0	HAWK	PARB6

Notes "000" is the default setting in fixed mode.

The HEIR setting only covers a smaLL subset of all possible combinations. It is the responsibility of the system designer to connect the request/grant pair in a manner most beneficial to their design goals.

When the arbiter is programmed for round robin priority mode, the arbiter maintains fairness and provides equal opportunity to the requestors by rotating its grants. The contents in "HEIR" field are "don't cares" when operated in this mode.

When the arbiter is programmed for mixed mode, the 8 requestors are divided up into 4 groups and each groups is occupied by 2 requestors. PARB6 and PARB5 are defined in group1; PARB4 and PARB3 are defined in group 2; PARB2 and PARB1 are defined in group 3; PARB0 and HAWK are defined in group 4. Arbitration is set for round robin mode between the 2 requestors within each group and set for fixed mode between the 4 groups. The levels of priority for each group is programmable by writing the "HEIR" field in the PCI Arbiter control register. Table 2-11 describes all available setting for the "HEIR" field in mixed mode.

Table 2-11. Mixed Mode Priority Level Setting

HEIR		PRIOR	ITY Levels	
Setting	Highest			Lowest
000	group 1	group 2	group 3	group 4
	PARB 6 & 5	PARB 4 & 3	PARB 2 & 1	PARB 0 & HAWK
001	group 4	group 1	group 2	group 3
	PARB 0 & HAWK	PARB 6 & 5	PARB 4 & 3	PARB 2 & 1
010	group 3	group 4	group 1	group 2
	PARB 2 & 1	PARB 0 & HAWK	PARB 6 & 5	PARB 4 & 3
011	group 2	group 3	group 4	group 1
	PARB 4 & 3	PARB 2 & 1	PARB 0 & HAWK	PARB 6 & 5

- **Notes** 1. "000" is the default setting in mixed mode.
 - 2. The HEIR setting only covers a small subset of all possible combinations and the requestors within each group is fixed and cannot be interchanged with other groups. It is the responsibility of the system designer to connect the request/grant pair in a manner most beneficial to their design goals.
 - 3. All other combinations in the HEIR setting not specified in the table are invalid and should not be used.

Arbitration parking is programmable by writing to the "PRK" field of the PCI arbiter control register. Parking can be programmed for any of the requestors, last requestor or none. Table 2-12 describes all available settings for the "PRK" field.

Table 2-12. Arbitration Setting

PRK setting	Function
0000	Park on last requestor
0001	Park on PARB6
0010	Park on PARB5
0011	Park on PARB4
0100	Park on PARB3
0101	Park on PARB2
0110	Park on PARB1
0111	Park on PARB0
1000	Park on HAWK
1111	Parking disabled

Notes 1. "1000" is the default setting.

- 2. Parking disabled is a test mode only and should not be used, since no one will drive the PCI bus when in idle state.
- 3. All other combinations in the PRK setting not specified in the table are invalid and should not be used.

A special function is added to the PCI arbiter to hold the grant asserted through a lock cycle. When the "POL" bit in the PCI arbiter control register is set, the grant associated with the agent initiating the lock cycle will be held asserted until the lock cycle is complete. If this bit is clear, the arbiter does not distinguish between lock and non-lock cycle.

Endian Conversion

The PHB supports both Big- and Little-Endian data formats. Since the PCI bus is inherently Little-Endian, conversion is necessary if all PPC devices are configured for Big-Endian operation. The PHB may be programmed to perform the Endian conversion described below.

When PPC Devices are Big-Endian

When all PPC devices are operating in Big-Endian mode, all data to/from the PCI bus must be swapped such that the PCI bus looks big endian from the PPC bus's perspective. This association is true regardless of whether the transaction originates on the PCI bus or the PPC bus. This is shown in Figure 2-7.




Figure 2-7. Big to Little Endian Data Swap

When PPC Devices are Little Endian

When all PPC devices are operating in little endian mode, the originating address is modified to remove the exclusive-ORing applied by PPC60x processors. Note that no data swapping is performed. Address modification happens to the originating address regardless of whether the

transaction originates from the PCI bus or the PPC bus. The three low order address bits are exclusive-ORed with a three-bit value that depends on the length of the operand, as shown in Table 2-13.

Table 2-13. Address Modification for Little Endian Transfers

Data Length (bytes)	Address Modification
1	XOR with 111
2	XOR with 110
4	XOR with 100
8	no change

Note The only legal data lengths supported in little endian mode are 1, 2, 4, or 8-byte aligned transfers.

Since this method has some difficulties dealing with unaligned PCIoriginated transfers, the PPC master of the PHB will break up all unaligned PCI transfers into multiple aligned transfers into multiple aligned transfers on the PPC bus.

PHB Registers

The PHB registers are not sensitive to changes in Big-Endian and Little-Endian mode. With respect to the PPC bus (but not always the address internal to the processor), the PPC registers are always represented in Big-Endian mode. This means that the processor's internal view of the PPC registers will appear different depending on which mode the processor is operating in.

With respect with the PCI bus, the configuration registers are always represented in Little-Endian mode.

The CONFIG_ADDRESS and CONFIG_DATA registers are actually represented in PCI space to the processor and are subject to the Endian functions. For example, the powerup location of the CONFIG_ADDRESS

register with respect to the PPC bus is \$80000cf8 when the PHB is in Big-Endian mode. When the PHB is switched to Little-Endian mode, the CONFIG_ADDRESS register with respect to the PPC bus is \$80000cfc. Note that in both cases the address generated internal to the processor will be \$80000cf8.

The contents of the CONFIG_ADDRESS register are not subject to the Endian function.

The data associated with PIACK accesses is subject to the Endian swapping function. The address of a PIACK cycle is undefined, therefore address modification during Little-Endian mode is not an issue.

Error Handling

The PHB is capable of detecting and reporting the following errors to one or more PPC masters:

- □ XBTO PPC address bus time-out
- □ XDPE PPC data parity error
- □ PSMA PCI master signalled master abort
- □ PRTA PCI master received target abort
- □ PPER PCI parity error
- □ PSER PCI system error

Each of these error conditions will cause an error status bit to be set in the PPC Error Status Register (ESTAT). If a second error is detected while any of the error bits is set, the OVFL bit is asserted, but none of the error bits are changed. Each bit in the ESTAT may be cleared by writing a 1 to it; writing a 0 to it has no effect. New error bits may be set only when all previous error bits have been cleared.

When any bit in the ESTAT is set, the PHB will attempt to latch as much information as possible about the error in the PPC Error Address (EADDR) and Attribute Registers (EATTR). Information is saved as follows:

Error Status	Error Address and Attributes
ХВТО	From PPC bus
XDPE	From PPC bus
PRTA	From PCI bus
PSMA	From PCI bus
PPER	Invalid
PSER	Invalid

Each ESTAT error bit may be programmed to generate a machine check and/or a standard interrupt. The error response is programmed through the PPC Error Enable Register (EENAB) on a source by source basis. When a machine check is enabled, either the XID field in the EATTR Register or the DFLT bit in the EENAB Register determine the master to which the machine check is directed. For errors in which the master who originated the transaction can be determined, the XID field is used. For errors not associated with a particular PPC master, or associated with masters other than processor 0,1 or 2, the DFLT bit is used. One example of an error condition which cannot be associated with a particular PPC master would be a PCI system error.

Watchdog Timers

PHB features two watchdog timers called Watchdog Timer 1 (WDT1) and Watchdog Timer 2 (WDT2). Although both timers are functionally equivalent, each timer operates completely independent of each other. WDT1 and WDT2 are initialized at reset to a count value of 8 seconds and 16 seconds respectively. The timers are designed to be reloaded by software at any time. When not being loaded, the timer will continuously decrement itself until either reloaded by software or a count of zero is reached. If a timer reaches a count of zero, an output signal will be asserted and the count will remain at zero until reloaded by software or PHB reset is asserted. External logic can use the output signals of the timers to generate interrupts, machine checks, etc.

Each timer is composed of a prescaler and a counter. The prescaler determines the resolution of the timer, and is programmable to any binary value between 1 us and 32,768 us. The counter counts in the units provided by the prescaler. For example, the watchdog timer would reach a count of zero within 24 us if the prescaler was programmed to 2 us and the counter was programmed to 12.

The watchdog timers are controlled by registers mapped within the PPC control register space. Each timer has a **WDTxCNTL** register and a **WDTxSTAT** register. The **WDTxCNTL** register can be used to start or stop the timer, write a new reload value into the timer, or cause the timer to initialize itself to a previously written reload value. The **WDTxSTAT** register is used to read the instantaneous count value of the watchdog timer.

Programming of the Watchdog Timers is performed through the **WDTxCNTL** register and is a two step process.

- □ Step 1 is to 'arm' the **WDTxCNTL** register by writing PATTERN_1 into the KEY field. Only the KEY byte lane may be selected during this process. The **WDTxCNTL** register will not arm itself if any of the other byte lanes are selected or the KEY field is written with any other value than PATTERN_1. The operation of the timer itself remains unaffected by this write.
- □ Step 2 is to write the new programming information to the **WDTxCNTL** register. The KEY field byte lane must be selected and must be written with PATTERN_2 for the write to take affect. The effects on the **WDTxCNTL** register depend on the byte lanes that are written to during step 2 and are shown in Table 2-14.

Table 2-14. WDTxCNTL Programming

	Byte Lane	Selection	1		Res	sults	
KEY	ENAB /RES	REL	OAD	W	DT	WDTxCNT	ΓL Register
0:7	8:15	16:23	24:31	Prescaler/ Enable	Counter	RES/ENAB	RELOAD
No	X	X	X	No Change	No Change	No Change	No Change
Yes	No	Х	Х	Update from RES/ENAB	Update from RELOAD	No Change	No Change
Yes	Yes	No	Х	Update from data bus	Update from RELOAD	Update from data bus	No Change
Yes	Yes	X	No	Update from data bus	Update from RELOAD	Update from data bus	No Change
Yes	Yes	Yes	Yes	Update from data bus	Update from data bus	Update from data bus	Update from data bus

The **WDTxCNTL** register will always become unarmed after the second write regardless of byte lane selection. Reads may be performed at any time from the **WDTxCNTL** register and will not affect the write arming sequence.

PCI/PPC Contention Handling

The PHB has a mechanism that detects when there is a possible resource contention problem (i.e. deadlock) as a result of overlapping PPC and PCI initiated transactions. The PPC Slave, PCI Slave and PCI Master functions contain the logic needed to implement this feature.

The PCI Slave and the PPC Slave contribute to this mechanism in the following manner. Each slave function will issue a stall signal to the PCI Master anytime it is currently processing a transaction that <u>must</u> have control of the opposing bus before the transaction can be completed. The events that activate this signal are:

- □ Read cycle with no read data in the FIFO
- □ Non-posted write cycle
- □ Posted write cycle and FIFO full

A simultaneous indication of a stall from both slaves means that a bridge lock has happened. To resolve this, one of the slaves must back out of its currently pending transaction. This will allow the other stalled slave to proceed with its transaction. When the PCI Master detects bridge lock, it will always signal the PPC Slave to take actions to resolve the bridge lock.

If the PPC bus is currently supporting a read cycle of any type, the PPC Slave will terminate the pending cycle with a retry. Note that if the read cycle is across a mod-4 address boundary (i.e. from address 0x...02, 3 bytes), it is possible that a portion of the read could have been completed before the stall condition was detected. The previously read data will be discarded and the current transaction will be retried.

If the PPC bus is currently supporting a posted write transaction, the transaction will be allowed to complete since this type of transaction is guaranteed completion. If the PPC bus is currently supporting a non-posted write transaction, the transaction will be terminated with a retry. Note that a mod-4 non-posted write transaction could be interrupted between write cycles, and thereby result in a partially completed write cycle. It is recommended that write cycles to write-sensitive non-posted locations be performed on mod-4 address boundaries.

The PCI Master must make the determination to perform the resolution function since it must make some decisions on possibly removing a currently pending command from the PPC FIFO.

There are some performance issues related to bridge lock resolution. PHB offers two mechanism that allow fine tuning of the bridge lock resolution function.

Programmable Lock Resolution

Consider the scenario where the PPC Slave is hosting a read cycle and the PCI Slave is hosting a posted write transaction. If both transactions happen at roughly the same time, then the PPC Slave will hold off its transaction until the PCI Slave can fill the PCI FIFO with write posted data. Once this happens, both slaves will be stalled and a bridge lock resolution cycle will happen. The effect of this was to make the PPC Slave waste PPC bus bandwidth. In addition, a full PCI FIFO will cause the PCI Slave to start issuing wait states to the PCI bus.

From the perspective of the PCI bus, a better solution would be to select a PCI FIFO threshold that will allow the bridge lock resolution cycle to happen early enough to keep the PCI FIFO from getting filled. A similar case exists with regards to PCI read cycles. Having the bridge lock resolution associated with a particular PCI FIFO threshold would allow the PPC Master to get an early enough start at prefetching read data to keep the PCI Slave from starving for read data.

From the perspective of the PPC bus, a selective FIFO threshold will make the PPC Slave release the PPC bus at an earlier time thereby reducing wasted PPC bus bandwidth. PHB offers an option to have the PPC Slave remove a stalled transaction immediately upon detecting any PCI Slave activity. This option would help in the case where distributing PPC60x bus bandwidth between multiple masters is of utmost importance.

The PHB is tuned to provide the most efficient solution for bridge lock resolution under normal operating conditions. If further fine tuning is desired, the WLRT/RLRT (Write Lock Resolution Threshold/Read Lock Resolution Threshold) fields within the **HCSR** can be adjusted accordingly. Note that the FIFO full option exists mainly to remain architecturally backwards compatible with previous bridge designs.

Speculative PCI Request

There is a case where the processor could get starved for PCI read data while the PCI Slave is hosting multiple PPC60xc bound write cycles. While attempting to perform a read from PCI space, the processor would continually get retried as a result of bridge lock resolution. Between PCI

writes, the PPC Master will be taking PPC60x bus bandwidth trying to empty write posted data, which will further hamper the ability of the processor to complete its read transaction.

PHB offers an optional speculative PCI request mode that helps the processor complete read cycles from PCI space. If a bridge lock resolution cycle happens when the PPC Slave is hosting a compelled cycle, the PCI Master will speculatively assert a request on the PCI bus. Sometime later when the processor comes back a retries the compelled cycle, the results of the PCI Master holding the request will increase the chance of the processor successfully completing its cycle.

PCI speculative requesting will only be effective if the PCI arbiter will at least some times consider the PHB to be a higher priority master than the master performing the PPC60x bound write cycles. The PCI Master obeys the PCI specification for benign requests and will unconditionally remove a speculative request after 16 clocks.

The PHB considers the speculative PCI request mode to be the default mode of operation. If this is not desired, then the speculative PCI request mode can be disable by changing the SPRQ bit in the **HCSR**.

Transaction Ordering

All transactions will be completed on the destination bus in the same order that they are completed on the originating bus. A read or a compelled write transaction will force all previously issued write posted transactions to be flushed from the FIFO. All write posted transfers will be completed before a read or compelled write is begun to assure that all transfers are completed in the order issued.

All PCI Configuration cycles intended for internal PHB registers will also be delayed if PHB is busy so that control bits which may affect write posting do not change until all write posted transactions have completed. For the same reason all PPC60x write posted transfers will also be completed before any access to the PHB PPC registers is begun.

The PCI Local Bus Specification 2.1 states that posted write buffers in both directions must be flushed before completing a read in either direction. PHB supports this by providing two optional FIFO flushing

options. The XFBR (PPC60x Flush Before Read) bit within the **GCSR** register controls the flushing of PCI write posted data when performing PPC-originated read transactions. The PFBR (PCI Flush Before Read) bit within the **GCSR** register controls the flushing of PPC write posted data when performing PCI-originated read transactions. The PFBR and XFBR functions are completely independent of each other, however both functions must be enabled to guarantee full compliance with PCI Local Bus Specification 2.1.

When the XFBR bit is set, the PHB will handle read transactions originating from the PPC bus in the following manner:

- □ Write posted transactions originating from the processor bus are flushed by the nature of the FIFO architecture. The PHB will hold the processor with wait states until the PCI bound FIFO is empty.
- □ Write posted transactions originated from the PCI bus are flushed whenever the PCI slave has accepted a write-posted transaction and the transaction has not completed on the PPC bus.

The PPC Slave address decode logic settles out several clocks after the assertion of TS_, at which time the PPC Slave can determine the transaction type. If it is a read and XFBR is enabled, the PPC Slave will look at the 'ps_fbrabt' signal. If this signal is active, the PPC Slave will retry the processor.

When the PFBR bit is set, PHB will handle read transactions originating from the PCI bus in the following manner:

- □ Write posted transactions originating from the PCI bus are flushed by the nature of the FIFO architecture. The PHB will hold the PCI Master with wait states until the PPC bound FIFO is empty.
- □ Write posted transactions originated from the PPC60x bus are flushed in the following manner. The PPC Slave will set a signal called 'xs_fbrabt' anytime it has committed to performing a posted write transaction. This signal will remain asserted until the PCI bound FIFO count has reached zero.

The PCI Slave decode logic settles out several clocks after the assertion of FRAME_, at which time the PCI Slave can determine the transaction type. If it is a read and PFBR is enabled, the PCI Slave will look at the 'xs_fbrabt' signal. If this signal is active, the PCI Slave will retry the PCI Master.

PHB Hardware Configuration

Hawk has the ability to perform custom hardware configuration to accommodate different system requirements. The PHB has several functions that may be optionally enabled or disabled using passive hardware external to Hawk. The selection process occurs at the first rising edge of CLK after RST_ has been released. All of the sampled pins are cascaded with several layers of registers to eliminate problems with hold time.

Table 2-15 summarizes the hardware configuration options that relate to the PHB.

Table 2-15. PHB Hardware Configuration

Function	Sample Pin(s)	Sampled State	Meaning
PCI 64-bit Enable	REQ64_	0	64-bit PCI Bus
		1	32-bit PCI Bus
PPC Register Base	RD[5]	0	Register Base = \$FEFF0000
		1	Register Base = \$FEFE0000
MPIC Interrupt Type	RD[7]	0	Parallel Interrupts
		1	Serial Interrupts
PPC Arbiter Mode	RD[8]	0	Disabled
		1	Enabled
PCI Arbiter Mode	RD[9]	0	Disabled
		1	Enabled

Function Sample Pin(s) Sampled Meaning State PPC:PCI Clock Ratio RD[10:12] 000 Reserved 100 1:1 2:1 010 110 3:1 001 3:2 101 Reserved 5:2 011 111 Reserved

Table 2-15. PHB Hardware Configuration

Multi-Processor Interrupt Controller (MPIC) Functional Description

The MPIC is a multi-processor structured intelligent interrupt controller.

MPIC Features:

- □ MPIC programming model
- □ Supports two processors
- □ Supports 16 external interrupts
- Supports 15 programmable Interrupt & Processor Task priority levels
- □ Supports the connection of an external 8259 for ISA/AT compatibility
- □ Distributed interrupt delivery for external I/O interrupts
- Direct/Multicast interrupt delivery for Interprocessor and timer interrupts
- ☐ Four Interprocessor Interrupt sources

- Four timers
- □ Processor initialization control

Architecture

The PCI Slave of the PHB implements two address decoders for placing the MPIC registers in PCI IO or PCI Memory space. Access to these registers require PPC and PCI bus mastership. These accesses include interrupt and timer initialization and interrupt vector reads.

The MPIC receives interrupt inputs from 16 external sources, four interprocessor sources, four timer sources, and one Hawk internal error interrupt source. The externally sourced interrupts 1 through 15 have two modes of activation; low level or active high positive edge. External interrupt 0 can be either level or edge activated with either polarity. The Hawk internal error interrupt request is an active low level sensitive interrupt. The Interprocessor and timers interrupts are event activated.

If the OPIC is enabled, the Hawk detected errors will be passed on to MPIC. If the OPIC is disabled Hawk detected errors are passed directly to the processor 0 interrupt pin.

External Interrupt Interface

The external interrupt interface functions as either a parallel or a serial interface depending on the EINTT bit in the MPIC Global Configuration Register. If this bit is set MPIC is in the serial mode. Otherwise MPIC operates in the parallel mode.

In the serial mode, all 16 external interrupts are serially scanned into MPIC using the SI_STA and SI_DAT pins as shown in Figure 2-8

In the parallel mode, 16 external signal pins are used as interrupt inputs (interrupts 0 through 15).




Figure 2-8. Serial Mode Interrupt Scan

Using PCLK as a reference, external logic will pulse SI_STA one clock period indicating the beginning of an interrupt scan period. On the same clock period that SI_STA is asserted, external logic will feed the state of EXT0 on the SI_DAT pin. External logic will continue to sequentially place EXT1 through EXT15 on SI_DAT during the next 15 clock periods. This process may be repeated at any rate, with the fastest possible next assertion of SI_STA on the clock following the sampling of EXT15. Each scan process must always scan exactly 16 external interrupts.

CSR's Readability

Unless explicitly specified, all registers are readable and return the last value written. The exceptions are the IPI dispatch registers and the EOI registers which return zero's on reads, the interrupt source ACT bit which returns current interrupt source status, the interrupt acknowledge register which returns the vector of the highest priority interrupt which is currently pending, and reserved bits which returns zero's. The interrupt acknowledge register is also the only register which exhibits any read side-effects.

Interrupt Source Priority

Each interrupt source is assigned a priority value in the range from 0 to 15 where 15 is the highest. In order for delivery of an interrupt to take place the priority of the source must be greater than that of the destination processor. Therefore setting a source priority to zero inhibits that interrupt.

Processor's Current Task Priority

Each processor has a task priority register which is set by system software to indicate the relative importance of the task running on that processor. The processor will not receive interrupts with a priority level equal to or lower than its current task priority. Therefore setting the current task priority to 15 prohibits the delivery of all interrupts to the associated processor.

Nesting of Interrupt Events

A processor is guaranteed never to have an in service interrupt preempted by an equal or lower priority source. An interrupt is considered to be in service from the time its vector is returned during an interrupt acknowledge cycle until an EOI (End of Interrupt) is received for that interrupt. The EOI cycle indicates the end of processing for the highest priority in service interrupt.

Spurious Vector Generation

Under certain circumstances the MPIC will not have a valid vector to return to the processor during an interrupt acknowledge cycle. In these cases the spurious vector from the spurious vector register will be returned. The following cases would cause a spurious vector fetch.

- □ INT is asserted in response to an externally sourced interrupt which is activated with level sensitive logic and the asserted level is negated before the interrupt is acknowledged.
- □ INT is asserted for an interrupt source which is masked using the mask bit in the Vector-Priority register before the interrupt is acknowledged.

Interprocessor Interrupts (IPI)

Processor 0 and 1 can generate interrupts which are targeted for the other processor or both processors. There are four Interprocessor Interrupts (IPI) channels. The interrupts are initiated by writing a bit in the IPI dispatch registers. If subsequent IPI's are initiated before the first is acknowledged, only one IPI will be generated. The IPI channels deliver interrupts in the Direct Mode and can be directed to more than one processor.

8259 Compatibility

The MPIC provides a mechanism to support PC-AT compatible chip sets using the 8259 interrupt controller architecture. After power on reset, the MPIC defaults to 8259 pass-through mode. In this mode, if the OPIC is enabled interrupts from external source number 0 (the interrupt signal from the 8259 is connected to this external interrupt source on the MPIC) are passed directly to processor 0. If the pass-through mode is disabled and the OPIC is enabled, the 8259 interrupts are delivered using the priority and distribution mechanisms of the MPIC.

MPIC does not interact with the vector fetch from the 8259 interrupt controller.

Hawk Internal Errror Interrupt

Hawk's PHB and SMC detected errors are grouped together and sent to the interrupt logic as a singular interrupt source (Hawk internal error interrupt). This Hawk internal error interrupt request is an active low level sensitive interrupt. The interrupt delivery mode for this interrupt is distributed. When the OPIC is disabled the Hawk internal error interrupt will be directly passed on to processor 0 INT pin.

For system implementations where the MPIC controller is not used, the Hawk internal error condition will be made available by a signal which is external to the Hawk ASIC. Presumably this signal would be connected to an externally sourced interrupt input of a MPIC controller in a different device. Since the MPIC specification defines external I/O interrupts to operate in the distributed mode, the delivery mode of this error interrupt should be consistent.

Timers

There is a divide by eight pre-scaler which is synchronized to the PHB clock (PPC60x processor clock). The output of the prescaler enables the decrement of the four timers. The timers may be used for system timing or to generate periodic interrupts. Each timer has four registers which are used for configuration and control. They are:

- □ Current Count Register
- Base Count Register
- □ Vector-Priority Register
- Destination Register

Interrupt Delivery Modes

The direct and distributed interrupt delivery modes are supported. Note that the direct delivery mode has sub modes of multicast or non-multicast. The IPI's and Timer interrupts operate in the direct delivery mode. The externally sourced or I/O interrupts operate in the distributed mode.

In the direct delivery mode, the interrupt is directed to one or both processors. If it is directed to two processors (i.e. multicast), it will be delivered to two processors. The interrupt is delivered to the processor when the priority of the interrupt is greater than the priority contained in the task register for that processor, and when the priority of the interrupt is greater than any interrupt which is in-service for that processor. An interrupt is considered to be in service from the time its vector is returned during an interrupt acknowledge cycle until an EOI is received for that interrupt. The EOI cycle indicates the end of processing for the highest priority in service interrupt.

In the distributed delivery mode, the interrupt is pointed to one or more processors but it will be delivered to only one processor. Therefore, for externally sourced or I/O interrupts, multicast delivery is not supported. The interrupt is delivered to a processor when the priority of the interrupt is greater than the priority contained in the task register for that processor, and when the priority of the interrupt is greater than any interrupt which is in-service for that processor, and when the priority of that interrupt is the highest of all interrupts pending for that processor, and when that interrupt is not in-service for the other processor. If both destination bits are set for each processor, the interrupt will be delivered to the processor that has a lower task register priority. Note, due to a deadlock condition that can occur when the task register priorities for each processor are the same and both processors are targeted for interrupt delivery, the interrupt will be delivered to processor 0 or processor 1 as determined by the TIE mode. Additionally, If priorities are set the same for competing interrupts, external int. 0 is given the highest priority in hardware followed by external int.1 through 15 and then followed by timer 0 through timer 3 and followed by IPI 0 and 1. For example, if both ext0 and ext1 interrupts are pending with the same assigned priority; during the following interrupt acknowledge cycles, the first vector returned shall be that of ext0 and then ext1. This is an arbitrary choice.

Block Diagram Description

The description of the block diagram shown in Figure 2-9 focuses on the theory of operation for the interrupt delivery logic. If the preceding section is a satisfactory description of the interrupt delivery modes and the reader is not interested in the logic implementation, this section can be skipped.




Figure 2-9. MPIC Block Diagram

Program Visible Registers

These are the registers that software can access. They are described in detail in the MPIC Register section.

Interrupt Pending Register (IPR)

The interrupt signals to MPIC are qualified and synchronized to the clock by the IPR. If the interrupt source is internal to the Hawk ASIC or external with their Sense bit = 0 (edge sensitive), a bit is set in the IPR. That bit is cleared when the interrupt associated with that bit is acknowledged. If the interrupt source is external and level activated, the output from the IPR is not negated until the level into the IPR is negated.

Externally sourced interrupts are qualified based upon their Sense and/or Pol bits in the Vector-Priority register. IPI and Timer Interrupts are generated internally to the Hawk ASIC and are qualified by their Destination bit. Since the internally generated interrupts use direct delivery mode with multicast capability, there are two bits in the IPR, one for each processor, associated with each IPI and Timer interrupt source.

The MASK bits from the Vector-Priority registers is used to qualify the output of the IPR. Therefore, if an interrupt condition is detected when the MASK bit is set, that interrupt will be requested when the MASK bit is lowered.

Interrupt Selector (IS)

There is a Interrupt Selector (IS) for each processor. The IS receives interrupt requests from the IPR. If the interrupt request are from an external source, they are qualified by the destination bit for that interrupt and processor. If they are from an internal source, they have been qualified. The output of the IS will be the highest priority interrupt that has been qualified. This output is the priority of the selected interrupt and its source identification. The IS will resolve an interrupt request in two PHB clock ticks.

The IS also receives a second set of inputs from the ISR. During the End Of Interrupt cycle, these inputs are used to select which bits are to be cleared in the ISR.

Interrupt Request Register (IRR)

There is a Interrupt Request Register (IRR) for each processor. The IRR always passes the output of the IS except during Interrupt Acknowledge cycles. This guarantees that the vector which is read from the Interrupt Acknowledge Register is not changing due to the arrival of a higher priority interrupt. The IRR also serves as a pipeline register for the two tick propagation time through the IS.

In-Service Register (ISR)

There is a In-Service Register (ISR) for each processor. The contents of the ISR is the priority and source of all interrupts which are in-service. The ISR receives a bit-set command during Interrupt Acknowledge cycles and a bit-clear command during End Of Interrupt cycles.

The ISR is implemented as a 40 bit register with individual bit set and clear functions. Fifteen bits are used to store the priority level of each interrupt which is in-service. Twenty-five bits are used to store the source identification of each interrupt which is in service. Therefore there is one bit for each possible interrupt priority and one bit for each possible interrupt source.

Interrupt Router

The Interrupt Router monitors the outputs from the ISR's, Current Task Priority Registers, Destination Registers, and the IRR's to determine when to assert a processor's INT pin.

When considering the following rule sets, it is important to remember that there are two types of inputs to the Interrupt Selectors. If the interrupt is a distributed class interrupt, there is a single bit in the IPR associated with this interrupt and it is delivered to both Interrupt Selectors. This IPR bit is qualified by the destination register contents for that interrupt before the Interrupt Selector compares its priority to the priority of all other requesting interrupts for that processor. If the interrupt is programmed to be edge sensitive, the IPR bit is cleared when the vector for that interrupt is returned when the Interrupt Acknowledge register is examined. On the other hand, if the interrupt is a direct/multicast class interrupt, there are two bits in the IPR associated with this interrupt. One bit for each processor.

Then one of these bits are delivered to each Interrupt Selector. Since this interrupt source can be multicast, each of these IPR bits must be cleared separately when the vector is returned for that interrupt to a particular processor.

If one of the following sets of conditions are true, the interrupt pin for processor 0 is driven active.

□ Set1

- The source ID in IRR_0 is from an external source.
- The destinaition bit for processor 1 is 0 for this interrupt.
- The priority from IRR_0 is greater than the highest priority in ISR_0
- The priority from IRR_0 is greater than the contents of task register_0

□ Set2

- The source ID in IRR_0 is from an external source
- The destination bit for processor 1 is a 1 for this interrupt
- The source ID in IRR_0 is not present is ISR_1.
- The priority from IRR_0 is greater than the highest priority in ISR 0.
- The priority from IRR_0 is greater than the Task Register_0 contents.
- The contents of Task Register_0 is less than the contents of Task Register 1.

□ Set3

- The source ID in IRR_0 is from an internal source.
- The priority from IRR_0 is greater than the highest priority in ISR_0.
- The priority from IRR_0 is greater than the Task Register_0 contents.

There is a possibility for a priority tie between the two processors when resolving external interrupts. In that case, the interrupt will be delivered to processor 0 or processor 1 as determined by the TIE mode bit. This case is not defined in the above rule set.

Programming Notes

External Interrupt Service

The following summarizes how an external interrupt is serviced:

- □ An external interrupt occurs.
- □ The processor state is saved in the machine status save/restore registers. A new value is loaded into the Machine State Register(MSR). The External Interrupt Enable bit in the new MSR (MSRee) is set to zero. Control is transferred to the O/S external interrupt handler.
- ☐ The external interrupt handler calculates the address of the Interrupt Acknowledge register for this processor (MPIC Base Address + 0x200A00 + (processor ID shifted left 12 bits).
- □ The external interrupt handler issues an Interrupt Acknowledge request to read the interrupt vector from the Hawk' MPIC. If the interrupt vector indicates the interrupt source is the 8259, the interrupt handler issues a second Interrupt Acknowledge request to read the interrupt vector from the 8259. The Hawk' MPIC does not interact with the vector fetch from the 8259.
- □ The interrupt handler saves the processor state and other interrupt-specific information in system memory and re-enables for external interrupts (the MSRee bit is set to 1). MPIC blocks interrupts from sources with equal or lower priority until an End-of-Interrupt is received for that interrupt source. Interrupts from higher priority interrupt sources continue to be enabled. If the interrupt source was the 8259, the interrupt handler issues an EOI request to the MPIC. This resets the In-Service bit for the 8259 within the MPIC and allows it to recognize higher priority interrupt requests, if any, from

the 8259. If none of the nested interrupt modes of the 8259 are enabled, the interrupt handler issues an EOI request to the 8259.

- The device driver interrupt service routine associated with this interrupt vector is invoked.
- If the interrupt source was not the 8259, the interrupt handler issues an EOI request for this interrupt vector to the MPIC. If the interrupt source was the 8259 and any of the nested interrupt modes of the 8259 are enabled, the interrupt handler issues an EOI request to the 8259.

Normally, interrupts from ISA devices are connected to the 8259 interrupt controller. ISA devices typically rely on the 8259 Interrupt Acknowledge to flush buffers between the ISA device and system memory. If interrupts from ISA devices are directly connected to the MPIC (bypassing the 8259), the device driver interrupt service routine must read status from the ISA device to ensure buffers between the device and system memory are flushed.

Reset State

After power on reset, the MPIC state is:

- □ Current task priority for all CPUs set to 15.
- □ All interrupt source priorities set to zero.
- □ All interrupt source mask bits set to a one.
- □ All interrupt source activity bits cleared.
- □ Processor Init Register is cleared.
- □ All counters stopped and interrupts disabled.
- □ Controller mode set to 8259 pass-through.

Operation

Interprocessor Interrupts

Four interprocessor interrupt (IPI) channels are provided for use by all processors. During system initialization the IPI vector/priority registers for each channel should be programmed to set the priority and vector returned for each IPI event. During system operation a processor may generate an IPI by writing a destination mask to one of the IPI dispatch registers. Note that each IPI dispatch register is shared by both processors. Each IPI dispatch register has two addresses but they are shared by both processors. That is there is a total of four IPI dispatch registers in the MPIC.

The IPI mechanism may be used for self interrupts by programming the dispatch register with the bit mask for the originating processor.

Dynamically Changing I/O Interrupt Configuration

The interrupt controller provides a mechanism for safely changing the vector, priority, or destination of I/O interrupt sources. This is provided to support systems which allow dynamic configuration of I/O devices. In order to change the vector, priority, or destination of an active interrupt source, the following sequence should be performed:

- ☐ Mask the source using the MASK bit in the vector/priority register.
- □ Wait for the activity bit (ACT) for that source to be cleared.
- □ Make the desired changes.
- □ Unmask the source.

This sequence ensures that the vector, priority, destination, and mask information remain valid until all processing of pending interrupts is complete.

EOI Register

Each processor has a private EOI register which is used to signal the end of processing for a particular interrupt event. If multiple nested interrupts are in service, the EOI command terminates the interrupt service of the highest priority source. Once an interrupt is acknowledged, only sources of higher priority will be allowed to interrupt the processor until the EOI command is received. This register should always be written with a value of zero which is the nonspecific EOI command.

Interrupt Acknowledge Register

Upon receipt of an interrupt signal, the processor may read this register to retrieve the vector of the interrupt source which caused the interrupt.

8259 Mode

The 8259 mode bits control the use of an external 8259 pair for PC--AT compatibility. Following reset this mode is set for pass through which essentially disables the advanced controller and passes an 8259 input on external interrupt source 0 directly through to processor zero. During interrupt controller initialization this channel should be programmed for mixed mode in order to take advantage of the interrupt delivery modes.

Current Task Priority Level

Each processor has a separate Current Task Priority Level register. The system software uses this register to indicate the relative priority of the task running on the corresponding processor. The interrupt controller will not deliver an interrupt to a processor unless it has a priority level which is greater than the current task priority level of that processor. This value is also used in determining the destination for interrupts which are delivered using the distributed deliver mode.

Architectural Notes

The hardware and software overhead required to update the task priority register synchronously with instruction execution may far outweigh the anticipated benefits of the task priority register. To minimize this overhead, the interrupt controller architecture should allow the task priority register to be updated asynchronously with respect to instruction execution. Lower priority interrupts may continue to occur for an indeterminate number of cycles after the processor has updated the task priority register. If this is not acceptable, the interrupt controller architecture should recommend that, if the task priority register is not implemented with the processor, the task priority register should only be updated when the processor enters or exits an idle state.

Only when the task priority register is integrated within the processor, such that it can be accessed as quickly as the MSRee bit, for example, should the architecture require the task priority register be updated synchronously with instruction execution.

Effects of Interrupt Serialization

All external interrupt source's that are level sensitive must be negated at least N PCI clocks prior to doing an EOI cycle for that interrupt source, where N is equal to the number of PCI clocks necessary to scan in the external interrupts. In the example shown, 16 external interrupts are scanned in, N=16. Serializing the external interrupts cause's a delay between the time that the external interrupt source changes level and when MPIC logic actually see's the change. Spurious interrupts can result if an EOI cycle occurs before the interrupt source is seen to be negated by MPIC logic.

Registers

This section provides a detailed description of all PHB registers. The section is divided into two parts: the first covers the PPC Registers and the second part covers the PCI Configuration Registers. The PPC Registers are accessible only from the PPC bus using any single beat valid transfer size. The PCI Configuration Registers reside in PCI configuration space. These are primarily accessible from the PPC bus by using the CONFIG_ADDRESS and CONFIG_DATA registers. The PPC Registers are described first; the PCI Configuration Registers are described next. A complete discussion of the MPIC registers can be found later in this chapter.

It is possible to place the base address of the PPC registers at either \$FEFF0000 or \$FEFE0000. Having two choices for where the base registers reside allows the system designer to use two of the Hawk's PCI Host Bridges connected to one PPC60x bus. Please refer to the section titled "PHB Hardware Configuration" for more information. All references to the PPC registers of PHB within this document are made with respect to the base address \$FEFF0000.

The following conventions are used in the Hawk register charts:

- □ R Read Only field.
- □ R/W Read/Write field.
- □ S Writing a ONE to this field sets this field.
- □ C Writing a ONE to this field clears this field.

PPC Registers

The PPC register map of the PHB is shown in Table 2-16.

Table 2-16. PPC Register Map for PHB

Bit>	0	1 2	3	4	5	6	7 8	В				1 2	1	1	1 5	1 6		1 1		2	2 2	2 2		2 2 3 4		2 2 5	2	2 7	2 8	2 9	3 1
\$FEFF0000		I	<u> </u>			V	ΕN	ID									<u> </u>		<u> </u>			<u> </u>	DI	EVI	D						
\$FEFF0004										R	E١	/ID)																		
\$FEFF0008						G	CS	R																							
\$FEFF000C						Х	AR	В															P	ARI	3						
\$FEFF0010																											Χ	P	۸D		
\$FEFF0014																															
\$FEFF0018																															
\$FEFF001C																															
\$FEFF0020						E	TES	ST	•														EE	ΝA	В	}					
\$FEFF0024																											E	ST	ΑT		
\$FEFF0028														Е	ΑĽ	DI	R														
\$FEFF002C																							E/	ATT	R						
\$FEFF0030														F	PΙΑ	Ck	<														
\$FEFF0034																															
\$FEFF0038																															
\$FEFF003C																															
\$FEFF0040														X	SA	DD	00)													
\$FEFF0044						XS	OF	F	0																		XS	SA ⁻	TT()	
\$FEFF0048														X	SA	DD)1														
\$FEFF004C						XS	OF	F	1																		XS	A	ΤΤ		
\$FEFF0050														X	SA	DD)2	-													
\$FEFF0054						XS	OF	F	2																		XS	SA ⁻	TT2	2	
\$FEFF0058														X	SA	DD)3	3													
\$FEFF005C						XS	OF	F	3							L											XS	SA	TT3	3	
\$FEFF0060													٧	۷D	T1	C١	П	ΓL													

Table 2-16. PPC Register Map for PHB (Continued)

Bit>	0	1	2	3	4	5	6	7	8	9	1 0	1 1	- 1				1 6	1 7	- 1								2 8	2 9	3 0	3
\$FEFF0064																							W	'DT	15	STA	T			
\$FFEF0068		WDT2CNTL WDT2STAT																												
\$FEFF006C	WDT														28	STA	λT													
\$FEFF0070													(ЗP	RE	G)(L	Jpp	er))										
\$FEFF0074													(ЗP	RE	G)(L	.OW	er))										
\$FEFF0078													(GΡ	RE	G	1(L	Jpp	er))										
\$FEFF007C													(ЗP	RE	G	1 (L	.ow	er))										

Vendor ID/Device ID Registers

Address	\$FEFF000	00													
Bit	<u> </u>														
Name	0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 0 1 2 3 4 5 7 8 9 0 0 1 2 3 4 5 7 8 9 0 0 1 2 3 4 5 7 8 9 0 0 1 2 3 4 5 7 8 9 0 0 1 2 3 4 5 7 8 9 0 0 1 2 3 4 5 7 8 9 0 0 1 2 3 4 5 7 8 9 0 0 1 2 3 4 5 7 8 9 0 0 1 2 3 4 5 7 8 9 0 0 1 2 3 4 5 7 8 9 0 0 1 2 3 4 5 7 8 9 0 0 1 2 3 4 5 7 8 9 0 0 1 2 3 4 5 7 8 9 0 0 1 2 3 4 5 7 8 9 0 0 1 2 3 4 5 7														
Operation	R	R													
Reset	\$1057	\$4803													

VENID Vendor ID. This register identifies the manufacturer of the device. This identifier is allocated by the PCI SIG to ensure uniqueness. \$1057 has been assigned to Motorola and is hardwired as a read-only value. This register is

duplicated in the PCI Configuration Registers.

Device ID. This register identifies this particular device. The Hawk will always return \$4803. This register is duplicated in the PCI Configuration Registers.

Revision ID Register

DEVID

Address													9	SFE	FF	-0 0	004	ļ.													
Bit	0 1	2	3	4	5	6	7	8	9	1	1	1	1	1 4	1 5	1 6	1 7	1 8	1	2 0	2	2	2	2 4	2 5	2 6	2 7	2	2 9	3	3
Name										F	RΕ	VΙΓ)																		
Operation			F	?					F	₹							F	₹							F	?					
Reset			\$0	00							\$0)1							\$0	00							\$0	00			

REVID Revision ID. This register identifies the PHB revision level. This register is duplicated in the PCI Configuration Registers.

General Control-Status/Feature Registers

The <u>General Control-Status Register</u> (**GCSR**) provides miscellaneous control and status information for the PHB. The bits within the GCSR are defined as follows:

Address														9	FI	EFI	F0	300	3													
Bit	0	1	2	3	4	5	6	7	8	9	1	1	1 2	1	1	1 5	1 6	1 7	1 8	1 9	2	2	2	2	2 4	2 5	2 6	2 7	2 8	2 9	3	_
Name							(GC	SF	₹																						
	LEND			PFBR	HMBH	XFBR	XBT1	XBT0	P64		OPIC				XID1	XID0																
Operation	R/W	R	R	R		R/W	R/W	R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

LEND

Endian Select. If set, the PPC bus is operating in little endian mode. The PPC address will be modified as described in the section titled "When PPC Devices are Little Endian". When LEND is clear, the PPC bus is operating in big endian mode, and all data to/from PCI is swapped as described in the section titled "When PPC Devices are Big-Endian."

PFBR

PCI Flush Before Read. If set, the PHB will guarantee that all PPC initiated posted write transactions will be completed before any PCI initiated read transactions will be allowed to complete. When PFBR is clear, there will be no correlation between these transaction types and their order of completion. Please refer to the section on *Transaction Ordering* for more information.

XMBH

PPC Master Bus Hog. If set, the PPC master of the PHB will operate in the Bus Hog mode. Bus Hog mode means the PPC master will continually request the PPC bus for the entire duration of each transfer. If Bus Hog is not

enabled, the PPC master will request the bus in a normal manner. Please refer to the section on *PPC Master* for more information.

XFBR PPC Flush Before Read. If set, the PHB will guarantee that all PCI initiated posted write transactions will be completed before any PPC-initiated read transactions will be allowed to complete. When XFBR is clear, there will be no correlation between these transaction types and their order of completion. Please refer to the section titled

Transaction Ordering for more information.

XBTx PPC Bus Time-out. This field specifies the enabling and PPC bus time-out length to be used by the PPC timer. The time-out length is encoded as follows:

MBT	Time Out Length
00	256 μsec
01	64 μsec
10	8 μsec
11	disabled

P64M 64-bit PCI Mode. If set, the PHB is connected to a 64-bit PCI bus. Refer to the section titled *PHB Hardware Configuration* for more information on how this bit gets set.

OPIC OpenPIC Interrupt Controller Enable. If set, the PHB detected errors will be passed on to the MPIC. If cleared, PHB detected errors will be passed on to the processor 0 INT pin.

XIDx PPC ID. This field is encoded as shown below to indicate who is currently the PPC bus master. This information is obtained by sampling the XARB0 thru XARB3 pins when in external PPC arbitration mode. When in internal PPC arbitration mode, this information is generated by the PPC Arbiter. In a multi- processor environment, these bits allow software to determine on which processor it is currently running.

MID	Current PPC Data Bus Master
00	device on ABG0*
01	device on ABG1*
10	device on ABG2
11	Hawk

PPC Arbiter/PCI Arbiter Control Registers

The <u>PPC Arbiter Register</u> (**XARB**) provides control and status for the PPC Arbiter. Please refer to the section titled *PPC Arbiter* for more information. The bits within the XARB register are defined as follows:

Address		\$FEF													EFI	FF000C																
Bit	0	1	2	3	4	5	6	7	8	9	1	1	1 2	1	1 4	1 5	1 6	1 7	1 8	1	2	2	2	2	2 4	2 5	2	2 7	2 8	2 9	3	3
Name		XARB												PARB																		
	FBR1	0AB4		FSR0	<	FSW0	≶:	FSW0		PRI	PRK1	PRK0				ANB		_	PRK3	PRK2	PRK1	PRK0	HIER2	HIER1	HIER0	POL						ENA
Operation	RW						R	RW	RW	RW	R	R	R	R	R	R	R	R	\mathbf{z}	> $ $	R/W	R/W	R/W	\geq	R/W	R/W	R	R	W/A	R		
Reset	0						0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0		

FBRx Flatten Burst Read. This field is used by the PPC Arbiter to control how bus pipelining will be affected after all burst read cycles. The encoding of this field is shown in the table below.

FSRx Flatten Single Read. This field is used by the PPC Arbiter to control how bus pipelining will be affected after all single beat read cycles. The encoding of this field is shown in the table below.

FBWx Flastten Burst Write. This field is used by the PPC Arbiter to control how bus pipelining will be affected after all burst write cycles. The encoding of this field is shown in the table below.

FSWx Flatten Single Write. This field is used by the PPC Arbiter to control how bus pipelining will be affected after all single beat write cycles. The encoding of this field is shown in the table below.

FBR/FSR/FBW/FSW	Effects on Bus Pipelining
00	None
01	None
10	Flatten always
11	Flatten if switching masters

PRI Priority. If set, the PPC Arbiter will impose a rotating between CPU0 grants. If cleared, a fixed priority will be established between CPU0 and CPU1 grants, with CPU0 having a higher priority than CPU1.

PRKx Parking. This field determines how the PPC Arbiter will implement CPU parking. The encoding of this field is shown in the table below.

PRK	CPU Parking
00	None
01	Park on last CPU
10	Park always on CPU0
11	Park always on CPU1

ENA Enable. This read only bit indicates the enabled state of the PPC Arbiter. If set, the PPC Arbiter is enabled and is acting as the system arbiter. If cleared, the PPC Arbiter is disabled and external logic is implementing the system arbiter. Refer to the section titled *PHB Hardware Configuration* for more information on how this bit gets set.

The <u>PCI Arbiter Register</u> (**PARB**) provides control and status for the PCI Arbiter. Refer to the section titled *PCI Arbiter* for more information. The bits within the PARB register are defined as follows:

PRIX Priority. This field is used by the PCI Arbiter to establish a particular bus priority scheme. The encoding of this field is shown in the following table.

PRI	Priority Scheme
00	Fixed
01	Round Robin
10	Mixed
11	Reserved

PRKx Parking. This field is used by the PCI Arbiter to establish a particular bus parking scheme. The encoding of this field is shown in the following table.

PRK	Parking Scheme
0000	Park on last master
0001	Park always on PARB6
0010	Park always on PARB5
0011	Park always on PARB4
0100	Park always on PARB3
0101	Park always on PARB2
0110	Park always on PARB1
0111	Park always on PARB0
1000	Park always on HAWK
1111	None

HIERx

Hierarchy. This field is used by the PCI Arbiter to establish a particular priority ordering when using a fixed or mixed mode priority scheme. When using the fixed priority scheme, the encoding of this field is shown in the table below.

HIER	Priority ordering, highest to lowest
000	PARB6 -> PARB5 -> PARB4 -> PARB3 -> PARB2 -> PARB1 -> PARB0 -> HAWK
001	HAWK -> PARB6 -> PARB5 -> PARB4 -> PARB3 -> PARB2 -> PARB1 -> PARB0
010	PARB0 -> HAWK -> PARB6 -> PARB5 -> PARB4 -> PARB3 -> PARB2 -> PARB1
011	PARB1 -> PARB0 -> HAWK -> PARB6 -> PARB5 -> PARB4 -> PARB3 -> PARB2
100	PARB2 -> PARB1 -> PARB0 -> HAWK -> PARB6 -> PARB5 -> PARB4 -> PARB3
101	PARB3 -> PARB2 -> PARB1 -> PARB0 -> HAWK -> PARB6 -> PARB5 -> PARB4
110	PARB4 -> PARB3 -> PARB2 -> PARB1 -> PARB0 -> HAWK -> PARB6 -> PARB5
111	PARB5 -> PARB4 -> PARB3 -> PARB2 -> PARB1 -> PARB0 -> HAWK -> PARB6

When using the mixed priority scheme, the encoding of this field is shown in the following table.

HIER	Priority ordering, highest to lowest
000	Group 1 -> Group 2 -> Group 3 -> Group 4
001	Group 4 -> Group 1 -> Group 2 -» Group 3
010	Group 3 -> Group 4 -> Group 1 -> Group 2
011	Group 2 -> Group 3 -> Group 4 -> Group 1
100	Reserved
101	Reserved
110	Reserved
111	Reserved

POL Park on lock. If set, the PCI Arbiter will park the bus on the master that successfully obtains a PCI bus lock. The PCI Arbiter keeps the locking master parked and does not allow any non-locked masters to obtain access of the PCI bus until the locking master releases the lock. If this bit is cleared, the PCI Arbiter does not distinguish between locked and non-locked cycles.

ENA Enable. This read only bit indicates the enabled state of the PCI Arbiter. If set, the PCI Arbiter is enabled and is acting as the system arbiter. If cleared, the PCI Arbiter is disabled and external logic is implementing the system arbiter. Please refer to the section titled *PHB Hardware Configuration* for more information on how this bit gets set.

Hardware Control-Status/Prescaler Adjust Register

The <u>Hardware Control-Status Register</u> (**HCSR**) provides hardware specific control and status information for the PHB. The bits within the HCSR are defined as follows:

Address		\$FEFF0010																														
Bit	0	_	2	က	4	2	9	7	∞	6	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	200	30	31
Name								HC	SR													•							PAI			
						XPR2	XPR1	XPR0				SPRQ	WLRT1	WLRT0		RLRT0																
Operation	2	ď	ď	ď	~	~	Ж	В	2	~	~	RW	RW	RW	RW	R/W				R								R	:/W	•		
Reset	0	0	0	0	0	×	×	X	0	0	0	-	0	0	0	0				\$00	0							\$	9C	;		

XPRx PPC/PCI Clock Ratio. This is a read only field that is used to indicate the clock ratio that has been established by the PHB at the release of reset. The encoding of this field is shown in the following table.

XPR	PPC60x/PCI clock ratio
000	Undefined
001	1:1
010	2:1
011	3:1
100	3:2
101	Undefined
110	5:2
111	Undefined

SPRQ

Speculative PCI Request. If set, the PHB PCI Master will perform speculative PCI requesting when a PCI bound transaction has been retried due to bridge lock resolution. If cleared, the PCI Master will only request the PCI bus when a transaction is pending within the PHB FIFOs.

WLRTx

Write Lock Resolution Threshold. This field is used by the PHB to determine a PPC bound write FIFO threshold at which a bridge lock resolution will create a retry on a pending PCI bound transaction. The encoding of this field is shown in the following table.

WLRT	Write lock resolution threshold
00	Match write threshold mode (i.e. PSATTx WXFT)
01	Immediate
10	FIFO full
11	FIFO full

RLRTx

Read Lock Resolution Threshold. This field is used by the PHB to determine a PPC bound read FIFO threshold at which a bridge lock resolution will create a retry on a pending PCI bound transaction. The encoding of this field is shown in the following table.

RLRT	Read lock resolution threshold
00	Match read threshold mode (i.e. PSATTx RXFT or RMFT)
01	Immediate
10	FIFO less than 1 cache line
11	FIFO less than 1 cache line

The <u>PPC Prescaler Adjust Register</u> (**XPAD**) is used to specify a scale factor for the prescaler to ensure that the time base for the bus timer is 1MHz. The scale factor is calculated as follows:

$$XPAD = 256 - Clk$$

where Clk is the frequency of the CLK input in MHz. The following table shows the scale factors for some common CLK frequencies.

Frequency	XPAD
100	\$9C
83	\$AD
66	\$BE
50	\$CE

PPC Error Test/Error Enable Register

The <u>Error Test Register</u> (**ETEST**) provides a way to inject certain types of errors to test the PHB error capture and status circuitry. The bits within the ETEST are defined as follows:

Address														9	FF	EFI	F00)20)													
Bit	0	1	2	3	4	5	9	7	8	6	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Name							Е	ETE	ST	-													Е	ΕN	IAE	3						
	DPE0	DPE1	DPE2	ш	ш	DPE5	DPE6	ш					APE0	APE1	APE2	APE3		DFLT	XBTOM	XDPEM	PPERM	PSERM	PSMAM	PRTAM			XBTOII	XDPEI	PPERI	PSERI	PSMAI	PRTAI
Operation	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Я	~	R	ĸ	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	Ж	R/W	R/W	RW	R/W	R/W	Z ≷
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

DPEx

Data Parity Error Enable. These bits are used for test reasons to purposely inject data parity errors whenever the PHB is sourcing PPC data. A data parity error will be created on the correcponding PPC data parity bus if a bit is set. For example, setting DPE0 will cause DP0 to be generated incorrectly. If the bit is cleared, the PHB will generate correct data parity.

APEx

Address Parity Error Enable. These bits are used for test reasons to purposely inject address parity errors whenever the PHB is acting as a PPC bus master. An address parity error will be created on the corresponding PPC address parity bus if a bit is set. For example, setting APE0 will cause AP0 to be generated incorrectly. If the bit is cleared, the PHB will generate correct address parity.

The <u>Error Enable Register</u> (**EENAB**) controls how the PHB is to respond to the detection of various errors. In particular, each error type can uniquely be programmed to generate a machine check, generate an interrupt, generate both, or generate neither. The bits within the ETEST are defined as follows:

DFLT Default PPC Master ID. This bit determines which MCHK_pin will be asserted for error conditions in which the PPC master ID cannot be determined or the PHB was the PPC master. For example, in the event of a PCI parity error for a transaction in which the PHB's PCI master was not involved, the PPC master ID cannot be determined. When DFLT is set, MCHK1_ is used. When DFLT is clear, MCHK0_will be used.

XBTOM PPC Address Bus Time-out Machine Check Enable.
When this bit is set, the XBTO bit in the ESTAT register will be used to assert the MCHK output to the current address bus master. When this bit is clear, MCHK will not be asserted.

XDPEM PPC Data Parity Error Machine Check Enable. When this bit is set, the XDPE bit in the ESTAT register will be used to assert the MCHK output to the current address bus master. When this bit is clear, MCHK will not be asserted.

PPERM PCI Parity Error Machine Check Enable. When this bit is set, the PPER bit in the ESTAT register will be used to assert the MCHK output to bus master 0. When this bit is clear, MCHK will not be asserted.

PSERM PCI System Error Machine Check Enable. When this bit is set, the PSER bit in the ESTAT register will be used to assert the MCHK output to bus master 0. When this bit is clear, MCHK will not be asserted.

PSMAM PCI Signalled Master Abort Machine Check Enable.

When this bit is set, the PSMA bit in the ESTAT register will be used to assert the MCHK output to the bus master which initiated the transaction. When this bit is clear, MCHK will not be asserted.

PRTAM PCI Master Received Target Abort Machine Check Enable. When this bit is set, the PRTA bit in the ESTAT register will be used to assert the MCHK output to the bus master which initiated the transaction. When this bit is clear, MCHK will not be asserted.

XBTOI PPC Address Bus Time-out Interrupt Enable. When this bit is set, the XBTO bit in the MERST register will be

used to assert an interrupt through the MPIC interrupt controller. When this bit is clear, no interrupt will be asserted.

asserted.

XDPEI PPC Data Parity Error Interrupt Enable. When this bit

is set, the XDPE bit in the ESTAT register will be used to assert an interrupt through the MPIC. When this bit is

clear, no interrupt will be asserted.

PPERI PCI Parity Error Interrupt Enable. When this bit is set,

the PPER bit in the ESTAT register will be used to assert an interrupt through the MPIC interrupt controller. When this bit is clear, no interrupt will be asserted.

PSERI PCI System Error Interrupt Enable.When this bit is

set, the PSER bit in the ESTAT register will be used to assert an interrupt through the MPIC interrupt controller. When this bit is clear, no interrupt will be asserted.

r -----

PSMAI PCI Master Signalled Master Abort Interrupt

Enable. When this bit is set, the PSMA bit in the ESTAT register will be used to assert an interrupt through the MPIC interrupt controller. When this bit is clear, no

interrupt will be asserted.

PRTAI PCI Master Received Target Abort Interrupt

Enable. When this bit is set, the PRTA bit in the ESTAT register will be used to assert an interrupt through the MPIC interrupt controller. When this bit is clear, no interrupt will be asserted.

2-80

PPC Error Status Register

The Error Status Register (ESTAT) provides an array of status bits pertaining to the various errors that the PHB can detect. The bits within the ESTAT are defined in the following paragraphs.

Address														9	FE	EFI	F00)24													
Bit	0	1	2	3	4	5	6	7	8	9	1	1	1	1	1 4	1 5	1 6	1 7	1 8	- 1		-1		2 4	2 5	2 6	2 7	2 8	2 9	3	3 1
Name	•									•	•	•	•	•			•	•	•				Î	•		Е	S	TΑ	Γ	•	
																							2	OVE		XBTO	XDPE	PPER			PRTA
Operation				F	₹							F	₹							R				R/C		R/C			R/C		R/C
Reset				\$0	00							\$0	00							\$0	0		¢	0	0	0	0	0	0	0	0

OVF

Error Status Overflow. This bit is set when any error is detected and any of the error status bits are already set. It may be cleared by writing a 1 to it; writing a 0 to it has no effect.

XBTO

PPC Address Bus Time-out. This bit is set when the PPC timer times out. It may be cleared by writing a 1 to it; writing a 0 to it has no effect. When the XBTOM bit in the EENAB register is set, the assertion of this bit will assert MCHK to the master designated by the XID field in the EATTR register. When the XBTOI bit in the EENAB register is set, the assertion of this bit will assert an interrupt through the MPIC.

XDPE

PPC Data Parity Error. This bit is set when the PHB detects a data bus parity error. It may be cleared by writing a 1 to it; writing a 0 to it has no effect. When the XDPEM bit in the EENAB register is set, the assertion of this bit will assert MCHK to the master designated by the XID

field in the EATTR register. When the XDPEI bit in the EENAB register is set, the assertion of this bit will assert an interrupt through the MPIC.

PPER

PCI Parity Error. This bit is set when the PCI PERR_pin is asserted. It may be cleared by writing it to a 1; writing it to a 0 has no effect. When the PPERM bit in the EENAB register is set, the assertion of this bit will assert MCHK to the master designated by the DFLT bit in the EATTR register. When the PPERI bit in the EENAB register is set, the assertion of this bit will assert an interrupt through the MPIC.

PSER

PCI System Error. This bit is set when the PCI SERR_pin is asserted. It may be cleared by writing it to a 1; writing it to a 0 has no effect. When the PSERM bit in the EENAB register is set, the assertion of this bit will assert MCHK to the master designated by the DFLT bit in the EATTR register. When the PSERI bit in the EENAB register is set, the assertion of this bit will assert an interrupt through the MPIC.

PSMA

PCI Master Signalled Master Abort. This bit is set when the PCI master signals master abort to terminate a PCI transaction. It may be cleared by writing it to a 1; writing it to a 0 has no effect. When the PSMAM bit in the EENAB register is set, the assertion of this bit will assert MCHK to the master designated by the XID field in the EATTR register. When the PSMAI bit in the EENAB register is set, the assertion of this bit will assert an interrupt through the MPIC.

PRTA

PCI Master Received Target Abort. This bit is set when the PCI master receives target abort to terminate a PCI transaction. It may be cleared by writing it to a 1; writing it to a 0 has no effect. When the PRTAM bit in the EENAB register is set, the assertion of this bit will assert MCHK to the master designated by the XID field in the

EATTR register. When the PRTAI bit in the EENAB register is set, the assertion of this bit will assert an interrupt through the MPIC.

PPC Error Address Register

The Error Address Register (EADDR) captures addressing information on the various errors that the PHB can detect. The register captures the PPC address when the XBTO bit is set in the ESTAT register. The register captures the PCI address when the PSMA or PRTA bits are set in the ESTAT register. The register's contents are not defined when the XDPE, PPER or PSER bits are set in the ESTAT register.

Address	\$FEFF0028
Bit	0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1
Name	EAADR
Operation	R
Reset	\$0000000

PPC Error Attribute Register

The <u>Error Attribute Register</u> (**EATTR**) captures attribute information on the various errors that the PHB can detect. If the XDPE, PPER or PSER bits are set in the ESTAT register, the contents of the EATTR register are zero. If the XBTO bit is set the register is defined by the following figure:

Address														\$	FE	FF	F0()20	7													
Bit	0	1	2	3	4	5	6	7	8	9	1	1	1	1	1 4	1 5	1 6	1 7	1 8	1 9	2	2	2							2 9	3	3
Name																							E	ΕAT	ΓΤΙ	R						
																			XID1	XID0				TBST	TSIZ0	TSIZ1	TSIZ2	TT0	П1	TT2	Π 3	TT4
Operation				F	₹							F	₹				R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Reset				\$(00							\$0	00				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

XIDx PPC Master ID. This field contains the ID of the PPC master which originated the transfer in which the error occurred. The encoding scheme is identical to that used in the GCSR register.

TBST Transfer Burst. This bit is set when the transfer in which the error occurred was a burst transfer.

TSIZx Transfer Size. This field contains the transfer size of the PPC transfer in which the error occurred.

TTx Transfer Type. This field contains the transfer type of the PPC transfer in which the error occurred.

If the PSMA or PRTA bit are set the register is defined by the following figure:

Address														\$	FE	FF	700)20	C													
Bit	0	1	2	3	4	5	6	7	8	9	1	1 1	1 2	1	1 4	1 5	1 6	1 7	1 8		2			2	2 4		2	2 7	2			
Name							•			•		•			•			•					E	ΑΊ	ТГ	3						
																	WP		MID1	MID0	COMM3	COMM2	COMM1	Ö	ĭ	Γ	ΥT	Υ	ΥT	BYTE2	ΥT	BYTE0
Operation				F	₹							F	?				R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Reset				\$(00							\$0	00				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

WP Write Post Completion. This bit is set when the PCI master detects an error while completing a write post transfer.

XIDx PPC Master ID. This field contains the ID of the PPC master which originated the transfer in which the error occurred. The encoding scheme is identical to that used in the GCSR register

COMMx PCI Command. This field contains the PCI command of the PCI transfer in which the error occurred.

BYTEx PCI Byte Enable. This field contains the PCI byte enables of the PCI transfer in which the error occurred. A set bit designates a selected byte.

PCI Interrupt Acknowledge Register

The <u>PCI Interrupt Acknowledge Register</u> (**PIACK**) is a read only register that is used to initiate a single PCI Interrupt Acknowledge cycle. Any single byte or combination of bytes may be read from, and the actual byte enable pattern used during the read will be passed on to the PCI bus. Upon completion of the PCI interrupt acknowledge cycle, the PHB will present the resulting vector information obtained from the PCI bus as read data.

Address	\$FEFF0030
Bit	0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1
Name	PIACK
Operation	R
Reset	\$0000000

PPC Slave Address (0,1 and 2) Registers

The <u>PPC Slave Address Registers</u> (**XSADD0**, **XSADD1**, and **XSADD2**) contains address information associated with the mapping of PPC memory space to PCI memory/io space. The fields within the XSADDx registers are defined as follows:

Address	XSADD1 - S	\$FEFF0040 \$FEFF0048 \$FEFF0050
Bit	0 1 2 2 4 3 5 7 8 8 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Name	XSA	DDx
	START	END
Operation	R/W	R/W
Reset	\$0000	\$0000

START

Start Address. This field determines the start address of a particular memory area on the PPC bus which will be used to access PCI bus resources. The value of this field will be compared with the upper 16 bits of the incoming PPC address.

END

End Address. This field determines the end address of a particular memory area on the PPC bus which will be used to access PCI bus resources. The value of this field will be compared with the upper 16 bits of the incoming PPC address.

PPC Slave Offset/Attribute (0, 1 and 2) Registers

Address	XSOFF0/XSATT0 - \$FEFF0044 XSOFF1/XSATT1 - \$FEFF004C XSOFF2/XSATT2 - \$FEFF0054								
Bit	0 - 1 - 2 - 8 - 8 - 7 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	22 23	24	25	26	27	28	29	30
Name	XSOFFx				X	SA	TTx	(
			REN	WEN		WPEN			MEM
Operation	R/W R		R/W	R/W	2	RW	Ж	2	R/W
Reset	\$0000 \$00		0	0	0	0	0	0	0 0

The PPC Slave Offset Registers (XSOFF0, XSOFF1, and XSOFF2) contains offset information associated with the mapping of PPC memory space to PCI memory/io space. The field within the XSOFFx registers is defined as follows:

XSOFFx

PPC Slave Offset. This register contains a 16-bit offset that is added to the upper 16 bits of the PPC address to determine the PCI address used for transfers from the PPC bus to PCI. This offset allows PCI resources to reside at addresses that would not normally be visible from the PPC bus.

The <u>PPC Slave Attributes Registers</u> (**XSATT0**, **XSATT1**, and **XSATT2**) contain attribute information associated with the mapping of PPC memory space to PCI memory/io space. The bits within the XSATTx registers are defined as follows:

REN Read Enable. If set, the corresponding PPC Slave is enabled for read transactions.

WEN Write Enable. If set, the corresponding PPC Slave is enabled for write transactions.

WPEN Write Post Enable. If set, write posting is enable for the corresponding PPC Slave.

MEM PCI Memory Cycle. If set, the corresponding PPC Slave will generate transfers to or from PCI memory space.

When clear, the corresponding PPC Slave will generate transfers to or from PCI I/O space using the addressing mode defined by the IOM field.

IOM PCI I/O Mode. If set, the corresponding PPC Slave will generate PCI I/O cycles using spread addressing as defined in the section titled *Generating PCI Cycles*. When clear, the corresponding PPC Slave will generate PCI I/O cycles using contiguous addressing. This field only has meaning when the MEM bit is clear.

PPC Slave Address (3) Register

Address	MSADD3 -	\$FEFF0058
Bit	0 1 2 3 4 5 6 7 8 9 0 1 1 1 1 1 1 1 5	1 1 1 1 2 3 3 6 7 8 9 0 1
Name	XSA	DD3
	START	END
Operation	R/W	R/W
Reset	Regbase 0xfeff0000 => \$8000 Regbase 0xfefe0000 => \$9000	Regbase 0xfeff0000 => \$8080 Regbase 0xfefe0000 => \$9080

The PPC Slave Address Register3 (XSADD3) contains address information associated with the mapping of PPC memory space to PCI I/O space. XSADD3 (in conjunction with XSOFF3/XSATT3) is the only register group that can be used to initiate access to the PCI CONFIG_ADDRESS (\$80000CF8) and CONFIG_DATA (\$80000CFC) registers. The power up value of XSADD3 (and XSOFF3/XSATT3) are set to allow access to these special register spaces without PPC register initialization. The fields within XSADD3 are defined as follows:

START

Start Address. This field determines the start address of a particular memory area on the PPC bus which will be used to access PCI bus resources. The value of this field will be compared with the upper 16 bits of the incoming PPC address.

END

End Address. This field determines the end address of a particular memory area on the PPC bus which will be used to access PCI bus resources. The value of this field will be compared with the upper 16 bits of the incoming PPC address.

PPC Slave Offset/Attribute (3) Registers

Address	XSOFF3/XSATT	T3 - \$FEFF005C						
Bit	0 - 2 6 4 9 9 7 8 6 0 1 2 2 1 2 1 1 2 1 2 1 2 1 2 1 2 1 2 1	16 17 18 19 20 21 22 23	24	25	27	28	29	30 31
Name	XSOFF3				XSA	TT:	3	
			REN	WEN	WPEN			IOM
Operation	R/W	R	R/W	S o	RW	~	ď	R/W
Reset	Regbase 0xfeff0000 => \$8000 Regbase 0xfefe0000 => \$7000	\$00	1	← c	0	0	0	0

The PPC Slave Offset Register 3 (XSOFF3) contains offset information associated with the mapping of PPC memory space to PCI I/O space. the field within the XSOFF3 register is defined as follows:

XSOFFx

PPC Slave Offset. This register contains a 16-bit offset that is added to the upper 16 bits of the PPC address to determine the PCI address used for transfers from the PPC bus to PCI. This offset allows PCI resources to reside at addresses that would not normally be visible from the PPC bus. It is initialized to \$8000 to facilitate a zero based access to PCI space.

The <u>PPC Slave Attributes Register3</u> (**XSATT3**) contains attribute information associated with the mapping of PPC memory space to PCI I/O space. The bits within the XSATT3 register are defined as follows:

REN Read Enable. If set, the corresponding PPC slave is enabled for read transactions.

WEN Write Enable. If set, the corresponding PPC slave is enabled for write transactions.

WPEN Write Post Enable. If set, write posting is enabled for the corresponding PPC slave.

IOM PCI I/O Mode. If set, the corresponding PPC slave will generate PCI I/O cycles using spread addressing as defined in the section on *Generating PCI Cycles*. When clear, the corresponding PPC slave will generate PCI I/O cycles using contiguous addressing.

WDTxCNTL Registers

Address				- \$FEFF0060 - \$FEFF0068
Bit	0 - 2 6 4 5 9 7	8 6	10 11 12 14 15 15 15 15 15 15 15 15 15 15 15 15 15	33 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 3 3 3
			WDTx	CNTL
Name	KEY	ENAB	RES	RELOAD
Operation	W	N N F	R/W	R/W
Reset	\$00	- ₀ (00 \$7 or \$8	\$FF

The <u>Watchdog Timer Control Registers</u> (WDT1CNTL and WDT2CNTL) are used to provide control information to the watchdog timer functions within the PHB. The fields within WDTxCNTL registers are defined as follows:

KEY Key. This field is used during the two step arming process of the Control register. This field is sensitive to the following data patterns:

PATTERN 1 = \$55

PATTERN 2 = \$AA

The Control register will be in the armed state if PATTERN_1 is written to the KEY field. The Control register will be changed if in the armed state and PATTERN_2 is written to the KEY field. An incorrect sequence of patterns will cause the Control register to be in the unarmed state.

A value of all zeros will always be returned within the KEY field during read cycles.

- **ENAB.** This field determines whether or not the WDT is enabled. If a one is written to this bit, the timer will be enabled. A zero written to this bit will disable the timer. The ENAB bit may only be modified on the second step of a successful two step arming process.
- **ARM ARMED.** This read-only bit indicates the armed state of the register. If this bit is a zero, the register is unarmed. If this bit is a one, the register is armed for a write.
- **RESOLUTION.** This field determines the resolution of the timer. The RES field may only be modified on the second step of a successful two step arming process. The following table shows the different options associated with this bit.

RES	Timer Resolution	Approximate Max Time
0000	1 us	64 msec
0001	2 us	128 msec
0010	4 us	256 msec
0011	8 us	512 msec
0100	16 us	1 sec
0101	32 us	2 sec
0110	64 us	4 sec
0111	128 us	8 sec
1000	256 us	16 sec
1001	512 us	32 sec
1010	1024 us	1 min
1011	2048 us	2 min
1100	4096 us	4 min
1101	8192 us	8 min
1110	16,384 us	16 min
1111	32,768 us	32 min

RELOAD Reload. This field is written with a value that will be used to reload the timer. The RELOAD field may only be modified on the second step of a successful two step arming process.

WDTxSTAT Registers

Address													T18																			
Bit	0 +	2	3	4	5	9	7	8	6	10	11	12	13	14	15	16	17	18	19	20	21	22	23	2 2	24	25	26	27	28	29	30	31
																						W	DT	хS	ST/	٩T						
Name																						(CO	UI	NT	-						
Operation	R R R																															
Reset	\$00 \$00 \$FF																															

The <u>Watchdog Timer Status Registers</u> (WDT1STAT and WDT2STAT) are used to provide status information from the watchdog timer functions within the PHB. The field within WDTxSTAT registers is defined as follows:

COUNT Count. This read-only field reflects the instantaneous counter value of the WDT.

General Purpose Registers

Address	GPREG0 (Upper) - \$FEFF0070 GPREG0 (Lower) - \$FEFF0074 GPREG1 (Upper) - \$FEFF0078 GPREG1 (Lower) - \$FEFF007C	ļ }								
Bit	0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1	1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 8 9 0 1 2 3 4 5 6 7 8 8 9 0 1 2 3 4 5 6 7 8 8 9 0 1 2 3 4 5 6 7 8 8 9 0 1 2 3 4 5 6 7 8 8 9 0 1 2 3 4 5 6 7 8 8 9 0 1 2 3 4 5 6 7 8 8 9 0 1 2 3 4 5 6 7 8 8 9 0 1 2 3 4 5 6 7 8 8 9 0 1 2 3 4 5 6 7 8 8 9 0 1 2 3 4 5 6 7 8 8 9 0 1 2 3 4 5 6 7 8 8 9 0 1 2 3 4 5 6 7 8 8 9 0 1 2 3 4 5 6 7 8 8 9 1 0								
Name	GPREGx	GPREGX								
Operation	R/W									
Reset	\$0000000									

The <u>General Purpose Registers</u> (**GPREG0**, **GPREG1**, **GPREG2**, and **GPREG3**) are provided for inter-process message passing or general purpose storage. They do not control any hardware.

PCI Registers

The PCI Configuration Registers are compliant with the configuration register set described in the PCI Local Bus Specification, Revision 2.1. The CONFIG_ADDRESS and CONFIG_DATA registers described in this section are accessed from the PPC bus within PCI I/O space.

All write operations to reserved registers will be treated as no-ops. That is, the access will be completed normally on the bus and the data will be discarded. Read accesses to reserved or unimplemented registers will be completed normally and a data value of 0 returned.

The PCI Configuration Register map of the PHB is shown in Table 2-7. The PCI I/O Register map of the PHB is shown in Table 2-8.

Table 2-17. PCI Configuration Register Map

3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 1 <th>1 0 < Bit</th> <th>1 0 9 8 7 6 5 4 3 2 1</th>	1 0 < Bit	1 0 9 8 7 6 5 4 3 2 1									
DEVID	\$00	VENID									
STATUS	\$04	COMMAND									
CLASS	\$08	REVID									
HEADER	\$0C										
MIE	\$10										
MM	\$14										
	\$18 - \$7C										
PSA	\$80	<u> </u>									
PSOFF0	\$84	PSATT0									
PSA	\$88										
PSOFF1	\$8C	PSATT1									
PSA	\$90										
PSOFF2	\$94	PSATT2									
PSADD3											
PSOFF3	\$9C	PSATT3									

Table 2-18. PCI I/O Register Map

																			1 0	8	7	6	5	4	3	2	1	0	< Bit
CONFIG_ADDRESS													\$CF8																
												CC	NC	FIC	G_[DA:	TΑ												\$CFC

Vendor ID/ Device ID Registers

Offset	\$00								
Bit	3 3 2 2 2 2 2 2 2 2 2 2 2 1								
Name	DEVID VENID								
Operation	R R								
Reset	\$4803 \$1057								

VENID Vendor ID. This register identifies the manufacturer of the device. This identifier is allocated by the PCI SIG to ensure uniqueness. \$1057 has been assigned to Motorola. This register is duplicated in the PPC Registers.

DEVID Device ID. This register identifies the particular device. The Hawk will always return \$4803. This register is duplicated in the PPC Registers.

PCI Command/ Status Registers

The <u>Command Register</u> (**COMMAND**) provides course control over the PHB ability to generate and respond to PCI cycles. The bits within the COMMAND register are defined as follows:

Offset																\$0)4															
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	_	0
Name							S	TA	TU	S													CO	MN	ΙΑN	ND						
	RCVPE	SIGSE	RCVMA	RCVTA	SIGTA	SELTIM1	SELTIMO	DPAR	FAST		P66M													SERR		PERR				MSTR		IOSP
Operation	R/C	R/C	R/C	R/C	R/C	Я	R	R/C	В	Я	Ж	Я	Я	R	R	Я	В	R	Я	Я	R	ĸ	ď	R/W	R	R/W	R	Я	R	R/W	R/W	RW
Reset	0	0	0	0	0	0	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0

IOSP IO Space Enable. If set, the PHB will respond to PCI I/O accesses when appropriate. If cleared, the PHB will not respond to PCI I/O space accesses.

MEMSP Memory Space Enable. If set, the PHB will respond to PCI memory space accesses when appropriate. If cleared, the PHB will not respond to PCI memory space accesses.

MSTR Bus Master Enable. If set, the PHB may act as a master on PCI. If cleared, the PHB may not act as a PCI master.

PERR Parity Error Response. If set, the PHB will check parity on all PCI transfers. If cleared, the PHB will ignore any parity errors that it detects and continue normal operation.

SERR System Error Enable. This bit enables the SERR_output pin. If clear, the PHB will never drive SERR_. If set, the PHB will drive SERR_ active when a system error is detected.

The <u>Status Register</u> (**STATUS**) is used to record information for PCI bus related events. The bits within the STATUS register are defined as follows:

- **P66M PCI66 MHz.** This bit indicates the PHB is capable of supporting a 66.67 MHz PCI bus.
- **FAST Fast Back-to-Back Capable.** This bit indicates that the PHB is capable of accepting fast back-to-back transactions with different targets.
- DPAR Data Parity Detected. This bit is set when three conditions are met: 1) the PHB asserted PERR_ itself or observed PERR_ asserted; 2) the PHB was the PCI master for the transfer in which the error occurred; 3) the PERR bit in the PCI Command Register is set. This bit is cleared by writing it to 1; writing a 0 has no effect.
- **SELTIM DEVSEL Timing.** This field indicates that the PHB will always assert DEVSEL_ as a 'medium' responder.
- **SIGTA Signalled Target Abort.** This bit is set by the PCI slave whenever it terminates a transaction with a target-abort. It is cleared by writing it to 1; writing a 0 has no effect.
- **RCVTA** Received Target Abort. This bit is set by the PCI master whenever its transaction is terminated by a target-abort. It is cleared by writing it to 1; writing a 0 has no effect.
- **RCVMA** Received Master Abort. This bit is set by the PCI master whenever its transaction (except for Special Cycles) is terminated by a master-abort. It is cleared by writing it to 1; writing a 0 has no effect.
- **SIGSE** Signaled System Error. This bit is set whenever the PHB asserts SERR_. It is cleared by writing it to 1; writing a 0 has no effect.
- **RCVPE Detected Parity Error.** This bit is set whenever the PHB detects a parity error, even if parity error checking is disabled (see bit PERR in the PCI Command Register). It is cleared by writing it to 1; writing a 0 has no effect.

Revision ID/ Class Code Registers

Offset	\$08	
Bit	3 3 2 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1	7 6 5 4 3 2 1 0
Name	CLASS	REVID
Operation	R	R
Reset	\$060000	\$01

REVID Revision ID. This register identifies the PHB revision

level. This register is duplicated in the PPC Registers.

CLASS Class Code. This register identifies PHB as the following:

Base Class Code \$06 PCI Bridge Device

Subclass Code \$00 PCI Host Bridge

Program Class Code \$00 Not Used

Header Type Register

Offset														\$0	С															
Bit	31	29	28	27	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	2	9	2	4	8	2	1	0
Name									Н	EAI	DEI	R																		
Operation		R								R								F	₹							F	₹			
Reset		\$00								\$0	0							\$0	00							\$0	00			

The <u>Header Type Register</u> (**Header**) identifies the PHB as the following:

Header Type: \$00 - Single Function Configuration Header

MPIC I/O Base Address Register

Offset	\$10
Bit	3 3 2 2 2 2 2 2 2 2 2 2 2 1
Name	MIBAR
	BASE RES
Operation	R/W R Z Z
Reset	\$0000 \$0000

The MPIC I/O Base Address Register (MIBAR) controls the mapping of the MPIC control registers in PCI I/O space.

IO/MEM IO Space Indicator. This bit is hard-wired to a logic one

to indicate PCI I/O space.

RES Reserved. This bit is hard-wired to zero.

BASE Base Address. These bits define the I/O space base

address of the MPIC control registers. The MIBAR decoder is disabled when the BASE value is zero.

MPIC Memory Base Address Register

Offset	\$14
Bit	3 3 2 2 2 2 2 2 2 2 2 2 2 1
Name	MMBAR
	BASE BASE
Operation	R/W R R R R
Reset	\$0000 \$0000 0 0 0

The MPIC Memory Base Address Register (MMBAR) controls the mapping of the MPIC control registers in PCI memory space.

IO/MEM IO Space Indicator. This bit is hard-wired to a logic zero to indicate PCI memory space.

MTYPx Memory Type. These bits are hard-wired to zero to

indicate that the MPIC registers can be located anywhere

in the 32-bit address space

PRE Prefetch. This bit is hard-wired to zero to indicate that the

MPIC registers are not prefetchable.

BASE Base Address. These bits define the memory space base

address of the MPIC control registers. The MBASE decoder is disabled when the BASE value is zero.

PCI Slave Address (0,1,2 and 3) Registers

Offset	PSADD0 - \$80 PSADD1 - \$88 PSADD2 - \$90 PSADD3 - \$98								
Bit	3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6	1 1 1 1 1 1 0 9 8 7 6 5 4 3 2 1 0							
Name	PSADDx								
	START	END							
Operation	R/W	R/W							
Reset	\$0000	\$0000							

The <u>PCI Slave Address Registers</u> (**PSADDx**) contain address information associated with the mapping of PCI memory space to PPC memory space. The fields within the PSADDx registers are defined as follows:

START

Start Address. This field determines the start address of a particular memory area on the PCI bus which will be used to access PPC bus resources. The value of this field will be compared with the upper 16 bits of the incoming PCI address.

END

End Address. This field determines the end address of a particular memory area on the PCI bus which will be used to access PPC bus resources. The value of this field will be compared with the upper 16 bits of the incoming PCI address.

PCI Slave Attribute/ Offset (0,1,2 and 3) Registers


The PCI Slave Attribute Registers (PSATTx) contain attribute

Offset		PSOFF0/PSATT0 - \$84 PSOFF1/PSATT1 - \$8C PSOFF2/PSATT2 - \$94 PSOFF3/PSATT3 - \$9C																														
Bit	31	31 30 29 28 27 27 27 27 27 27 27 27 27 27 27 27 27								17	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0						
Name		PSOFFx						PSATTx																								
																	WXFT1	WXFTO	. 1		RXFT1	RXFT0	RMFT1	RMFT0	REN	WEN	WPEN	RAEN			GBL	N/
Operation		R/W							R/W	W/W	2	2	R/W	R/W	R/W	R/W	R/w	R/W	R/W	R/W	R	R	R/W	R/W								
Reset		\$0000							-	C	0	0	1	0	_	0	0	0	0	0	0	0	0	0								

information associated with the mapping of PCI memory space to PPC memory space. The fields within the PSATTx registers are defined as follows:

INV

Invalidate Enable. If set, the PPC master will issue a transfer type code which specifies the current transaction should cause an invalidate for each PPC transaction originated by the corresponding PCI slave. The transfer type codes generated are shown in Table 2-3.



RAEN Read Ahead Enable. If set, read ahead is enabled for the corresponding PCI slave.

WPEN Write Post Enable. If set, write posting is enabled for the corresponding PCI slave.

WEN Write Enable. If set, the corresponding PCI slave is enabled for write transactions.

REN Read Enable. If set, the corresponding PCI slave is enabled for read transactions.

RMFTx Read Multiple FIFO Threshold. This field is used by the PHB to determine a FIFO threshold at which to continue prefetching data from local memory during PCI read multiple transactions. This threshold applies to subsequent prefetch reads since all initial prefetch reads will be four cache lines. This field is only applicable if read-ahead has been enabled. The encoding of this field is shown in the table below.

RMFT/RXFT	Subsequent Prefetch FIFO Threshold
00	0 Cache lines
01	1 Cache line
10	2 Cache lines
11	3 Cache lines

RXFTx Read Any FIFO Threshold. This field is used by the PHB to determine a FIFO threshold at which to continue prefetching data from local memory during PCI read and read line transactions. This threshold applies to subsequent prefetch reads since all initial prefetch reads will be four cache lines. This field is only applicable if read-ahead has been enabled. The encoding of this field is shown in the table above.

WXFT	Write FIFO Threshold
00	4 Cache lines
01	3 Cache line
10	2 Cache lines
11	1 Cache lines

WXFTx

Write Any FIFO Threshold. This field is used by the PHB to determine a FIFO threshold at which to start writing data into local memory during any PCI write transaction. Once the threshold is exceeded and the write has begun, the PHB will continue to empty its FIFO until it can no longer create a cache line. This field is only applicable if write-posting has been enabled. The encoding of this field is shown in the table above.

The <u>PCI Slave Offset Registers</u> (**PSOFFx**) contain offset information associated with the mapping of PCI memory space to PPC memory space. The field within the PSOFFx registers is defined as follows:

PSOFFx

PCI Slave Offset. This register contains a 16-bit offset that is added to the upper 16 bits of the PCI address to determine the PPC address used for transfers from PCI to the PPC bus. This offset allows PPC resources to reside at addresses that would not normally be visible from PCI.

CONFIG_ADDRESS Register

The description of the CONFIG_ADDRESS register is presented in three perspectives: from the PCI bus, from the PPC Bus in Big Endian mode, and from the PPC bus in Little Endian mode. Note that the view from the PCI bus is purely conceptual, since there is no way to access the CONFIG_ADDRESS register from the PCI bus.

Conceptual perspective from the PCI bus:

Offset		\$CFB	\$CFA	\$CF9		\$CF8						
Bit	3 1	3 2 2 2 2 2 2 0 9 8 7 6 5 4		1 1 1 1 1 5 4 3 2 1	1 0 9 8	7 6 5 4 3 2	1 0					
Name		CONFIG_ADDRESS										
	N∃		BUS	DEV	FUN	REG						
Operation	R/W	R	R/W	R/W	R/W	R/W	ת ת					
Reset	1	\$00	\$00	\$00	\$0	\$00	0					

Perspective from the PPC bus in Big Endian mode:

Offset	\$CF8		\$CF9		\$CFA		\$CFB					
Bit (DH)	0 1 2 3 4 5	6 7	1 1 1 8 9 0 1 2	1 1 1	1 1 1 1 2 2 2 2 6 7 8 9 0 1 2 3	2 2	2 2 2 2 2 3 3 5 6 7 8 9 0 1					
Name	CONFIG_ADDRESS											
Ivallic	CONFIG_ADDRESS											
	REG		DEV	FUN	BUS	ш						
						Z						
Operation	R/W		R/W	R/W	R/W	R	R					
'		ᄁ				₹ /						
						<						
Reset	\$00	0	\$00	\$0	\$00	1	\$00					
					•		•					

Perspective from the PPC bus in Little Endian mode:

Offset		\$CFC	\$CFD	\$CFE		\$CFF						
Bit (DL)	0	1 2 3 4 5 6 7	1 1 1 1 1 1 1 8 9 0 1 2 3 4 5	1 1 1 1 2 6 7 8 9 0	2 2 2 1 2 3	2 2 2 2 2 2 4 5 6 7 8 9	2 3 3 9 0 1					
Name		CONFIG_ADDRESS										
	N∃		BUS	DEV	FUN	REG						
Operation	R/W	R	R/W	R/W	R/W	R/W	ת ת					
Reset	1	\$00	\$00	\$00	\$0	\$00	0 0					

The register fields are defined as follows:

REGRegister Number. Configuration Cycles: Identifies a target double word within a target's configuration space. This field is copied to the PCI AD bus during the address phase of a Configuration cycle.

Special Cycles: This field must be written with all zeros.

FUN Function Number. Configuration Cycles: Identifies a function number within a target's configuration space. This field is copied to the PCI AD bus during the address phase of a Configuration cycle.

Special Cycles: This field must be written with all ones.

DEV Device Number. Configuration Cycles: Identifies a target's physical PCI device number. Refer to the section on *Generating PCI Cycles* for a description of how this field is encoded.

Special Cycles: This field must be written with all ones.

BUS Bus Number. Configuration Cycles: Identifies a targeted bus number. If written with all zeros, a Type 0 Configuration Cycle will be generated. If written with any value other than all zeros, then a Type 1 Configuration Cycle will be generated.

Special Cycles: Identifies a targeted bus number. If written with all zeros, a Special Cycle will be generated. If written with any value other than all zeros, then a Special Cycle translated into a Type 1 Configuration Cycle will be generated.

EN Enable. Configuration Cycles: Writing a one to this bit enables CONFIG_DATA to Configuration Cycle translation. If this bit is a zero, subsequent accesses to CONFIG_DATA will be passed though as I/O Cycles.

Special Cycles: Writing a one to this bit enables CONFIG_DATA to Special Cycle translation. If this bit is a zero, subsequent accesses to CONFIG_DATA will be passed though as I/O Cycles.

CONFIG_DATA Register

The description of the CONFIG_DATA register is also presented in three perspectives; from the PCI bus, from the PPC Bus in Big Endian mode, and from the PPC bus in Little Endian mode. Note that the view from the PCI bus is purely conceptual, since there is no way to access the CONFIG_DATA register from the PCI bus.

Conceptual perspective from the PCI bus:

Offset	\$CFF	\$CFE	\$CFD	\$CFC
Bit	3 3 2 2 2 2 2 2 2 2 1 0 9 8 7 6 5 4	2 2 2 2 1 1 1 1 3 2 1 0 9 8 7 6	1 1 1 1 1 1 1 5 4 3 2 1 0 9 8	7 6 5 4 3 2 1 0
Name		CONFIC	G_DATA	
	Data 'D'	Data 'C'	Data 'B'	Data 'A'
Operation	R/W	R/W	R/W	R/W
Reset	n/a	n/a	n/a	n/a

Perspective from the PPC bus in Big Endian mode:

Offset	\$CFC	\$CFD	\$CFE	\$CFF										
Bit (DL)	0 1 2 3 4 5 6 7	1 1 1 1 1 1 1 8 9 0 1 2 3 4 5	1 1 1 1 2 2 2 2 6 7 8 9 0 1 2 3	2 2 2 2 2 2 3 3 4 5 6 7 8 9 0 1										
Name	9 1 2 9 3 9 9 1 9 9 9 1 2 9 3 9 3 9 3 9 3 9 3 9 3 9 3 9 3 9 3 9													
	Data 'A'	Data 'B'	Data 'C'	Data 'D'										
Operation	R/W	R/W	R/W	R/W										
Reset	n/a	n/a	n/a	n/a										

Perspective from the PPC bus in Little Endian mode:

Offset	\$CF8	\$CF9	\$CFA	\$CFB											
Bit (DH)	0 1 2 3 4 5 6 7	8 9 0 1 2 3 4 5	1 1 1 1 2 2 2 2 6 7 8 9 0 1 2 3	2 2 2 2 2 2 3 3 4 5 6 7 8 9 0 1											
Name	CONFIG_DATA														
	Data 'D'	Data 'C'	Data 'B'	Data 'A'											
Operation	R/W	R/W	R/W	R/W											
Reset	n/a	n/a	n/a	n/a											

MPIC Registers

The following conventions are used in the Hawk register charts:

- □ R Read Only field.
- □ R/W Read/Write field.
- □ S Writing a ONE to this field sets this field.
- □ C Writing a ONE to this field clears this field.

MPIC Registers

The MPIC register map is shown in the following table. The Off field is the address offset from the base address of the MPIC registers in the PPC-IO or PPC-MEMORY space. Note that this map does not depict linear addressing. The PCI-SLAVE of the PHB has two decoders for generating the MPIC select. These decoders will generate a select and acknowledge all accesses which are in a reserved 256K byte range. If the index into that 256K block does not decode a valid MPIC register address, the logic will return \$00000000.

The registers are 8, 16, or 32 bits accessible.

Table 2-19. MPIC Register Map

3 1	3 0	2 9	2 8	2 7	2 6	2 5	2 4	2 3		2 1		1 9	1 8	1 7	1 6	1 5	1 4	1 3	1 2	1 1	1 0	9	8	7	6	5	4	3	2	1	0	Off
	!							F	ΈÆ	AΤ	UR	Εl	RE	PC	R	ΓIN	1G	RI	ΞG	IS'	TE	R	0					l			l	\$01000
							(GL(OB	Al	L C	O	NF	IG	UF	RA	ΓIC	N	R]	EG	SIS	TE	R	0								\$01020
	GL0 MPIC									EN	DO	OR	ID	El	VΤ	IF	[CA	\ T	[O]	N I	RE	GI	ST	ΈF	₹							\$01080
										PR	00	CE	SS	OR	R II	NΙΊ	ΓR	EC	GIS	STI	ER											\$01090
								I	PI() V	ΈΟ	СТС	ЭR	-P	RI	OR	IT	Y]	RE	Gl	ST	E	3									\$010a0
								I	PI 1	l V	ΈC	ТС	OR	-P	RI	OR	IT	Y]	RE	Gl	ST	EF	2									\$010b0
								I	PI2	2 V	ΈΟ	СТС	OR	-P]	RI	OR	ΙΤ	Y]	RE	Gl	ST	E	3									\$010c0

3 3 2 2 2 2 2 2 2 2 2 2 2 1 <th>3</th> <th>2</th> <th>1</th> <th>0</th> <th>Off</th>	3	2	1	0	Off
IPI3 VECTOR-PRIORITY REGISTER					\$010d0
SP REC	SIS	TE	R		\$010e0
TIMER FREQUENCY REPORTING REGISTER					\$010f0
TIMER 0 CURRENT COUNT REGISTER					\$01100
TIMER 0 BASE COUNT REGISTER					\$01110
TIMER 0 VECTOR-PRIORITY REGISTER					\$01120
TIMER 0 DESTINATION REGISTER					\$01130
TIMER 1 CURRENT COUNT REGISTER					\$01140
TIMER 1 BASE COUNT REGISTER					\$01150
TIMER 1VECTOR-PRIORITY REGISTER					\$01160
TIMER 1DESTINATION REGISTER					\$01170
TIMER 2 CURRENT COUNT REGISTER					\$01180
TIMER 2 BASE COUNT REGISTER					\$01190
TIMER 2 VECTOR-PRIORITY REGISTER					\$011a0
TIMER 2 DESTINATION REGISTER					\$011b0
TIMER 3 CURRENT COUNT REGISTER					\$011c0
TIMER 3 BASE COUNT REGISTER					\$011d0
TIMER 3 VECTOR-PRIORITY REGISTER					\$011e0
TIMER 3 DESTINATION REGISTER					\$011f0
INT. SRC. 0 VECTOR-PRIORITY REGISTER					\$10000
INT. SRC. 0 DESTINATION REGISTER					\$10010
INT. SRC. 1 VECTOR-PRIORITY REGISTER					\$10020
INT. SRC. 1 DESTINATION REGISTER					\$10030
INT. SRC. 2 VECTOR-PRIORITY REGISTER					\$10040
INT. SRC. 2 DESTINATION REGISTER					\$10050
INT. SRC. 3 VECTOR-PRIORITY REGISTER					\$10060

3 3 2 2 2 2 2 2 2 2 2 2 2 1 <th>Off</th>	Off
INT. SRC. 3 DESTINATION REGISTER	\$10070
INT. SRC. 4 VECTOR-PRIORITY REGISTER	\$10080
INT. SRC. 4 DESTINATION REGISTER	\$10090
INT. SRC. 5 VECTOR-PRIORITY REGISTER	\$100a0
INT. SRC. 5 DESTINATION REGISTER	\$100b0
INT. SRC. 6 VECTOR-PRIORITY REGISTER	\$100c0
INT. SRC. 6 DESTINATION REGISTER	\$100d0
INT. SRC. 7 VECTOR-PRIORITY REGISTER	\$100e0
INT. SRC. 7 DESTINATION REGISTER	\$100f0
INT. SRC. 8 VECTOR-PRIORITY REGISTER	\$10100
INT. SRC. 8 DESTINATION REGISTER	\$10110
INT. SRC. 9 VECTOR-PRIORITY REGISTER	\$10120
INT. SRC. 9 DESTINATION REGISTER	\$10130
INT. SRC. 10 VECTOR-PRIORITY REGISTER	\$10140
INT. SRC. 10 DESTINATION REGISTER	\$10150
INT. SRC. 11 VECTOR-PRIORITY REGISTER	\$10160
INT. SRC. 11 DESTINATION REGISTER	\$10170
INT. SRC. 12 VECTOR-PRIORITY REGISTER	\$10180
INT. SRC. 12 DESTINATION REGISTER	\$10190
INT. SRC. 13 VECTOR-PRIORITY REGISTER	\$101a0
INT. SRC. 13 DESTINATION REGISTER	\$101b0
INT. SRC. 14 VECTOR-PRIORITY REGISTER	\$101c0
INT. SRC. 14 DESTINATION REGISTER	\$101d0
INT. SRC. 15 VECTOR-PRIORITY REGISTER	\$101e0
INT. SRC. 15 DESTINATION REGISTER	\$101f0
HAWK INTERNAL ERROR VECTOR-PRIORITY REGISTER	\$10200

	1 1 1 1 0 9 8 7 6 5 4 3 2 1 0 Off													
HAWK INTERNAL ERROR DE	TINATION REGISTER \$10210													
IPI 0 DISPATCH REGIS	TER PROC. 0 \$20040													
IPI 1 DISPATCH REGIS	TER PROC. 0 \$20050													
IPI 2 DISPATCH REGIS	TER PROC. 0 \$20060													
IPI 3 DISPATCH REGIS	TER PROC. 0 \$20070													
CURRENT TASK PRIORITY	EGISTER PROC. 0 \$20080													
LACK DEGISTED														
IACK REGISTER P0														
EOI REGISTER P0														
IPI 0 DISPATCH REGIS														
IPI 1 DISPATCH REGIS														
IPI 2 DISPATCH REGIS	TER PROC. 1 \$21060													
IPI 3 DISPATCH REGIS	TER PROC. 1 \$21070													
CURRENT TASK PRIORITY	EGISTER PROC. 1 \$21080													
	IACK REGISTER P1 \$210a0													
	EOI REGISTER P1 \$210b0													

Feature Reporting Register

Offset															\$	01	00	0														
Bit	3	3 0	2 9	2 8	2 7	2 6	2 5	2 4	2 3	2 2	2	2 0	1 9	1 8	1 7	1 6	1 5	1 4	1 3	1 2	1 1	1 0	9	8	7	6	5	4	3	2	1	0
Name		FEATURE REPORTING																														
		NIRQ NCPU VID																														
Operation		F																R				R						F	2			
Reset		\$	0			\$00F												\$0			9	\$01						\$()3			

NIRQ NUMBER OF IRQs. The number of the highest external

IRQ source supported. The IPI, Timer, and PHB Detected $\,$

Error interrupts are excluded from this count.

NCPU NUMBER OF CPUs. The number of the highest physical

CPU supported. There are two CPUs supported by this

design. CPU #0 and CPU #1.

VID VERSION ID. Version ID for this interrupt controller.

This value reports what level of the specification is supported by this implementation. Version level of 02 is used for the initial release of the MPIC specification.

Global Configuration Register

Offset												\$()1	020)														
Bit	3 3 1 0	-		2 2 7 6			2 2 3 2	2	2	1	1	1	1	1 5	1 4	1	1 2	1	1	0	0	7		_		2	2	1	0
	1 0	9	0	/ 0) '	4	3 2	1	U	9	0	/	U)	4	3		1	U	9	8	7	6	5	4	3	2	1	U
Name								(GLO	ЭВ	AL	CC	DΝ	IFIC	GU	R/	ATIC	DΝ	l										
	EINTT RESET	Μ	TIE																										
Operation	CR	R/W	R/W	ı	R				F	₹							R								F	₹			
Reset	0	0	0	\$	00				\$0	00							\$0	0							\$0	00			

RESET CONTROLLER. Writing a one to this bit forces the controller logic to be reset. This bit is cleared automatically when the reset sequence is complete. While this bit is set, the values of all other register are undefined.

EINTT External Interrupt Type. This read only bit indicates the external interrupt type: serial or parallel mode. When this bit is set MPIC is in serial mode for external interrupts 0 through 15. When this bit is cleared MPIC is in parallel mode for external interrupts.

M CASCADE MODE. Allows cascading of an external 8259 pair connected to the first interrupt source input pin (0). In the pass through mode, interrupt source 0 is passed directly through to the processor 0 INT pin. MPIC is essentially disabled. In the mixed mode, 8259 interrupts are delivered using the priority and distribution mechanism of the MPIC. The Vector/Priority and Destination registers for interrupt source 0 are used to control the delivery mode for all 8259 generated interrupt sources.

Table 2-20. Cascade Mode Encoding

M	Mode
0	Pass Through
1	Mixed

TIE Tie Mode. Writing a one to this register bit will cause a tie in external interrupt processing to, swap back and forth between processor 0 and 1. The first tie in external interrupt processing always goes to Processor 0 after a reset. When this register bit is set to 0, a tie in external interrupt processing will always go to processor 0 (Mode used on Version \$02 of MPIC).

Table 2-21. Tie Mode Encoding

Т	Mode
0	Processor 0 always selected
1	Swap between Processor's

Vendor Identification Register

Offset															\$	01	08	0														
Bit	3	3	2 9	2 8	2 7	2	2 5	2 4	2	2		2		1 8	1 7	1	1 5	1 4	- 1	1	1	1	9	8	7	6	5	4	3	2	1	0
Name		VENDOR IDENTIFICATION																														
												S	ΓР																			
Operation				F	3							F	3							F	₹							F	?			
Reset				\$(00							\$0	00							\$0	00							\$0	00			

There are two fields in the Vendor Identification Register which are not defined for the MPIC implementation but are defined in the MPIC specification. They are the vendor identification and device ID fields.

STP STEPPING. The stepping or silicon revision number of Hawk's MPIC.

Processor Init Register

Offset		\$01	090		
Bit	3 3 2 2 2 2 2 2 1 0 9 8 7 6 5 4		1 1 1 1 1 1 5 4 3 2 1 0 9 8	7 6 5 4 3	2 1 0
Name		PROCES	SOR INIT		
					P0 P1
Operation	R	R	R	R	R/W
Reset	\$00	\$00	\$00	\$00	0

P1 PROCESSOR 1. Writing a 1 to P1 will assert the Soft Reset input of processor 1. Writing a 0 to it will negate the SRESET signal.

PROCESSOR 0. Writing a 1 to P0 will assert the Soft Reset input of processor 0. Writing a 0 to it will negate the SRESET signal.

The Soft Reset input to the 604 is negative edge-sensitive.

IPI Vector/Priority Registers

Offset														IF	PI 1 PI 2	- S	\$01 \$01	10A 10E 10C	30 20										
Bit	3	1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1															0												
Name		1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 IPI VECTOR/PRIORITY																											
	MASK	ACT											F	PR	ЮF	3								V	EC	TC	R		
Operation	R/W	R					F	?						R	W					F	?				R	W			
Reset	_	0					\$0	00						\$	0					\$0	00				\$(00			

MASK. Setting this bit disables any further interrupts from this source. If the mask bit is cleared while the bit associated with this interrupt is set in the IPR, the interrupt request will be generated.

ACT ACTIVITY. The activity bit indicates that an interrupt has been requested or that it is in-service. The ACT bit is set to a one when its associated bit in the Interrupt Pending Register or In-Service Register is set.

PRIOR PRIORITY. Interrupt priority 0 is the lowest and 15 is the highest. Note that a priority level of 0 will not enable interrupts.

VECTOR. This vector is returned when the Interrupt Acknowledge register is examined during a request for the interrupt associated with this vector.

Spurious Vector Register

Offset		\$01	0E0												
Bit	3 3 2 2 2 2 2 2 1 0 9 8 7 6 5 4	2 2 2 2 1 1 1 1 3 2 1 0 9 8 7 6	1 1 1 1 1 1 5 4 3 2 1 0 9 8	7 6 5 4 3 2 1 0											
Name		1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 VECTOR													
Operation	R	R	R	R/W											
Reset	\$00	\$00	\$00	\$FF											

VECTOR This vector is returned when the Interrupt Acknowledge register is read during a spurious vector fetch.

Timer Frequency Register

Offset	\$010F0
Bit	3 3 2 2 2 2 2 2 2 2 2 2 2 1
Name	TIMER FREQUENCY
Operation	R/W
Reset	\$0000000

This register is used to report the frequency (in Hz) of the clock source for the global timers. Following reset, this register contains zero. The system initialization code must initialize this register to one-eighth the MPIC clock frequency. For the PHB implementation of the MPIC, a typical value would be \$7de290 (which is 66/8 MHz or 8.25 MHz).

Timer Current Count Registers

Offset														Tin Tin Tin	ner	1	- \$	01	140	C												
			Timer 3 - \$011C0 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1																													
Bit	3 1	3			2 7	2	2 5	2 4	2	2	2	2	1 9	1 8	1 7	1 6	1 5	1	1	1 2	1	1	9	8	7	6	5	4	3	2	1	0
Name												TIN	ИE	R (CU	RF	RE	NT	С	ΟL	ΙNΤ											
	T																CC)														
Operation	R																R															
Reset	0														\$	00	000	000	00													

- TOGGLE. This bit toggles whenever the current count decrements to zero. The bit is cleared when a value is written into the corresponding base register and the CI bit of the corresponding base register transitions from a 1 to a 0.
- CC CURRENT COUNT. The current count field decrements while the Count Inhibit bit is the Base Count Register is zero. When the timer counts down to zero, the Current Count register is reloaded from the Base Count register and the timer's interrupt becomes pending in MPIC processing.

Timer Basecount Registers

Offset										Tim Tim	ner ner	1 -	- \$(- \$(- \$(- \$()11)11	50 90													
Bit	3 1	3	2 9	2 7		2 4		2		- 1	1 7	1 6	1 5	1 4	1	1	1	1	9	8	7	6	5	4	3	2	1	0
Name			•	•					TII	ИΕ	RΙ	ЗА	SE	CC	U	NT	•	•	•				•				•	
	C												вс															
Operation	R/W											F	R/W	/														
Reset	_										\$	000	000	000	0													

- CI COUNT INHIBIT. Setting this bit to one inhibits counting for this timer. Setting this bit to zero allows counting to proceed.
- BASE COUNT. This field contains the 31 bit count for this timer. When a value is written into this register and the CI bit transitions from a 1 to a 0, it is copied into the corresponding Current Count register and the toggle bit in the Current Count register is cleared. When the timer counts down to zero, the Current Count register is reloaded from the Base Count register and the timer's interrupt becomes pending in MPIC processing.

Timer Vector/Priority Registers

Offset														Tin Tin	ner	1	- \$(011	160)									
														Tin Tin															
Bit	3 1	_	<u> </u>														0												
Name		0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 0 0 9 8 7 6 5 4 3 2 1 0 0 0 9 8 7 6 5 4 3 2 1 0 0 0 9 8 7 6 5 4 3 2 1 0 0 0 9 8 7 6 5 4 3 2 1 0 0 0 9 8 7 6 5 4 3 2 1 0 0 0 9 8 7 6 5 4 3 2 1 0 0 0 9 8 7 6 5 4 3 2 1 0 0 0 9 8 7 6 5 4 3 2 1 0 0 0 9 8 7 6 5 4 3 2 1 0 0 0 9 8 7 6 5 4 3 2 1 0 0 0 9 8 7 6 5 4 3 2 1 0 0 0 9 8 7 6 5 4 3 2 1 0 0 0 9 8 7 6 5 4 3 2 1 0 0 0 9 8 7 6 5 4 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																											
	MASK	ACT												PR	IOF	3								V	EC	TC	R		
Operation	R/W	R					F	₹						R	/W					F	₹				R/	W			
Reset	1	0					\$0	000						\$	0					\$(00				\$(00			

MASK. Setting this bit disables any further interrupts from this source. If the mask bit is cleared while the bit associated with this interrupt is set in the IPR, the interrupt request will be generated.

ACT ACTIVITY. The activity bit indicates that an interrupt has been requested or that it is in-service. The ACT bit is set to a one when its associated bit in the Interrupt Pending Register or In-Service Register is set.

PRIOR PRIORITY. Interrupt priority 0 is the lowest and 15 is the highest. Note that a priority level of 0 will not enable interrupts.

VECTOR. This vector is returned when the Interrupt Acknowledge register is examined upon acknowledgment of the interrupt associated with this vector.

Timer Destination Registers

Offset											-	Tim Tim	ner ner	1 · 2 ·	- \$(- \$(- \$(- \$()11)11	70 B0))												
Bit	3 3 1 0	2 9		2 7	2 5	2 4	2	_	- 1	2	1 9	1 8	1 7	1 6	1 5	1 4	1	1 2	1	1	9	8	7	6	5	4	3	2	1	0
Name										-	ΓΙΝ	1EF	₹ [E	STI	NA	ΤI	ON												
																													Ρ1	P0
Operation			F	?						F	?							F	?						F	?			R/W	R/W
Reset			\$0	00						\$0	00							\$0	00						\$0	00			0	0

This register indicates the destinations for this timer's interrupts. Timer interrupts operate in the Directed delivery interrupt mode. This register may specify multiple destinations (multicast delivery).

P1 PROCESSOR 1. The interrupt is directed to processor 1.

PO PROCESSOR 0. The interrupt is directed to processor 0.

External Source Vector/Priority Registers

Offset			Ir	at S	erc.	1		- \$10000 - \$10020 -> \$101E0	
Bit	3 3 1 0		2 2	2	2	2		1 1 1 1 1 1	7 6 5 4 3 2 1 0
Name				Ш				VECTOR/PRIORITY	
	ACT MASK		Þ	SENSE			PRIOR		VECTOR
Operation	R/W	R	R/W	R/W	Į,	Z)	R/W	R	R/W
Reset	1 0	\$000	0	0	0	0	\$0	\$00	\$00

MASK. Setting this bit disables any further interrupts from this source. If the mask bit is cleared while the bit associated with this interrupt is set in the IPR, the interrupt request will be generated.

ACT ACTIVITY. The activity bit indicates that an interrupt has been requested or that it is in-service. The ACT bit is set to a one when its associated bit in the Interrupt Pending Register or In-Service Register is set.

POL POLARITY. This bit sets the polarity for external interrupts. Setting this bit to a zero enables active low or negative edge. Setting this bit to a one enables active high or positive edge. Only External Interrupt Source 0 uses this bit in this register. For external interrupts 1 through 15, this bit is hard-wired to 0.

SENSE SENSE. This bit sets the sense for external interrupts.

Setting this bit to a zero enables edge sensitive interrupts.

Setting this bit to a one enables level sensitive interrupts.

For external interrupt sources 1 through 15, setting this bit to a zero enables positive edge triggered interrupts.

Setting this bit to a one enables active low level triggered interrupts.

PRIOR PRIORITY. Interrupt priority 0 is the lowest and 15 is the highest. Note that a priority level of 0 will not enable interrupts.

VECTOR VECTOR. This vector is returned when the Interrupt Acknowledge register is examined upon acknowledgment of the interrupt associated with this vector.

External Source Destination Registers

Offset			- \$10010 5 - \$10030 -> \$101F0												
Bit	3 3 2 2 2 2 2 2 1 0 9 8 7 6 5 4	2 2 2 2 1 1 1 1 3 2 1 0 9 8 7 6	1 1 1 1 1 1 1 5 4 3 2 1 0 9 8	7 6 5 4 3 2 1 0											
Name		0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 0 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0													
				P0 P1											
Operation	R	R	R	R RW											
Reset	\$00	\$00	\$00	\$00 0											

This register indicates the possible destinations for the external interrupt sources. These interrupts operate in the Distributed interrupt delivery mode.

P1 PROCESSOR 1. The interrupt is pointed to processor 1.

PO PROCESSOR 0. The interrupt is pointed to processor 0.

Hawk Internal Error Interrupt Vector/Priority Register

Offset															\$	10:	200)														
Bit	3 1	3	2 9	2 8	2 7	2	2 5	2 4	2	2	_	2 0	1 9	1 8	1 7	1 6	1 5	1 4	1	1 2	1 1	1	9	8	7	6	5	4	3	2	1	0
Name					Н	IA۷	۷K	IN	ITE	RI	NΑ	LE	RF	२०	RΙ	NT	ER	RRI	JP	TΛ	/E(СТ	OR	R/P	RI	ЭR	ΊΤ	Y				
	MASK	ACT								SENSE			F	PRI	OF	2											VE	ĒC	TC	R		
Operation	R/W	R			F	?			R	R	R	R		R/	W					R								R/	W			
Reset	_	0			\$0	00			0	_	0	0		\$	0					\$0	0							\$0	00			

MASK. Setting this bit disables any further interrupts from this source. If the mask bit is cleared while the bit associated with this interrupt is set in the IPR, the interrupt request will be generated.

2

ACT ACTIVITY. The activity bit indicates that an interrupt has been requested or that it is in-service. The ACT bit is set to a one when its associated bit in the Interrupt Pending Register or In-Service Register is set.

SENSE. This bit sets the sense for internal Hawk error interrupt. It is hardwired to 1 to enable active low level sensitive interrupts.

PRIOR PRIORITY. Interrupt priority 0 is the lowest and 15 is the highest. Note that a priority level of 0 will not enable interrupts.

VECTOR. This vector is returned when the Interrupt Acknowledge register is examined upon acknowledgment of the interrupt associated with this vector.

Hawk Internal Error Interrupt Destination Register

Offset		\$10	210		
Bit	3 3 2 2 2 2 2 2 1 0 9 8 7 6 5 4	1 = 1 = 1 = 1 - 1 - 1 - 1 - 1	1 1 1 1 1 1 1 5 4 3 2 1 0 9 8	7 6 5 4 3	2 1 0
Name	HAWK	INTERNAL ERROR	INTERRUPT DESTIN	ATION	
					P0 P1
Operation	R	R	R	R	R/W
Reset	\$00	\$00	\$00	\$00	0

This register indicates the possible destinations for the Hawk internal error interrupt source. These interrupts operate in the Distributed interrupt delivery mode.

P1 PROCESSOR 1. The interrupt is pointed to processor 1.

PO PROCESSOR 0. The interrupt is pointed to processor 0.

Interprocessor Interrupt Dispatch Registers

Offset	Processor 0 \$20040, \$20050, \$20060, \$20070 Processor 1 \$21040, \$21050,\$21060, \$21070				
Bit	3 3 2 2 2 2 2 2 2 2 2 2 2 1				
Name	IPI DISPATCH				
					P0 P1
Operation	R	R	R	R	≶ ≶
Reset	\$00	\$00	\$00	\$00	00

There are four Interprocessor Interrupt Dispatch Registers. Writing to an IPI Dispatch Register with the P0 and/or P1 bit set causes an interprocessor interrupt request to be sent to one or more processors. Note that each IPI Dispatch Register has two addresses. These registers are considered to be per processor registers and there is one address per processor. Reading these registers returns zeros.

- **P1 PROCESSOR 1**. The interrupt is directed to processor 1.
- **PROCESSOR 0.** The interrupt is directed to processor 0.

Current Task Priority Registers

Offset	Processor 0 \$20080 Processor 1 \$21080						
Bit							
Name	CURRENT TASK PRIORITY						
	TP			TP			
Operation	R R		R	R	R/W		
Reset	\$00 \$00		\$00	\$0	\$F		

There is one Task Priority Register per processor. Priority levels from 0 (lowest) to 15 (highest) are supported. Setting the Task Priority Register to 15 masks all interrupts to this processor. Hardware will set the task register to \$F when it is reset or when the Init bit associated with this processor is written to a one.

TP Task Priority of processor.

Interrupt Acknowledge Registers

Offset	Processor 0 \$200A0 Processor 1 \$210A0			
Bit	3 3 2 2 2 2 2 2 2 2 2 2 2 1			
Name	VECTOR			
Operation	R R R			
Reset	\$00 \$00 \$00 \$FF			

On PowerPC-based systems, Interrupt Acknowledge is implemented as a read request to a memory-mapped Interrupt Acknowledge register. Reading the Interrupt Acknowledge register returns the interrupt vector corresponding to the highest priority pending interrupt. Reading this register also has the following side effects. Reading this register without a pending interrupt will return a value of \$FF hex.

- ☐ The associated bit in the Interrupt Pending Register is cleared.
- □ Reading this register will update the In-Service register.

VECTOR Vector. This vector is returned when the Interrupt Acknowledge register is read.

End-of-Interrupt Registers

Offset	Processor 0 \$200B0 Processor 1 \$210B0				
Bit	1 1 1 1 1 1 1 1	2 2 2 2 1 1 1 1 3 2 1 0 9 8 7 6		7 6 5 4 3 2	2 1 0
Name				E	OI
Operation	R	R	R	R	W
Reset	\$00	\$00	\$00	\$0	\$0

EOI END OF INTERRUPT. There is one EOI register per processor. EOI Code values other than 0 are currently undefined. Data values written to this register are ignored; zero is assumed. Writing to this register signals the end of processing for the highest priority interrupt currently in

service by the associated processor. The write operation will update the In-Service register by retiring the highest priority interrupt. Reading this register returns zeros.

Introduction

The SMC in the Hawk ASIC is equivalent to the former Falcon Pair portion of a Falcon/Raven chipset. As were its predecessors, it is designed for the MVME family of boards. The SMC has interfaces between the PowerPC 60x bus (also called PPC60x bus or PPC bus) and SDRAM, ROM/Flash, and its control and status register sets (CSR). Note that the term SDRAM refers to Synchronous Dynamic Random Access Memory and is used throughout this document.

Overview

This chapter provides a functional description and programming model for the SMC portion of the Hawk. Most of the information for using the device in a system, programming it in a system, and testing it is contained here.

Bit Ordering Convention

All SMC bused signals are named using big-endian bit ordering (bit 0 is the most significant bit), except for the RA signals, which use little-endian bit ordering (bit 0 is the least significant bit).

Features

□ SDRAM Interface

- Double-bit error detect/Single-bit error correct on 72-bit basis.
- Two blocks with up to 256Mbytes each at 100MHz.
- Eight blocks with up to 256Mbytes each at 66.67MHz
- Uses -8, -10, or PC100 SDRAMs
- Programmable base address for each block.
- Built-in Refresh/Scrub.

- □ Error Notification for SDRAM
 - Software programmable Interrupt on Single/Double-Bit Error.
 - Error address and Syndrome Log Registers for Error Logging.
 - Does not provide TEA_ on Double-Bit Error. (Chip has no TEA_ pin.)
- □ ROM/Flash Interface
 - Two blocks with each block being 16 or 64 bits wide.
 - Programmable access time on a per-block basis.
- □ I2C master interface.
- □ External status/control register support

Block Diagrams

Figure 3-1 depicts a Hawk as it would be connected with SDRAMs in a system. Figure 3-2 shows the SMC's internal data paths. Figure 3-3 shows the overall SDRAM connections. Figure 3-4 shows a block diagram of the SMC portion of the Hawk ASIC.




Figure 3-1. Hawk Used with Synchronous DRAM in a System




Figure 3-2. Hawk's System Memory Controller Internal Data Paths




Figure 3-3. Overall SDRAM Connections (4 Blocks using Register Buffers)




Figure 3-4. Hawk's System Memory Controller Block Diagram

Functional Description

The following sections describe the logical function of the SMC. The SMC has interfaces between the PowerPC bus and SDRAM, ROM/Flash, and its control and status register sets (CSR).

SDRAM Accesses

Four-beat Reads/Writes

The SMC performs best when doing bursting (4-beat accesses). This is made possible by the burst nature of synchronous DRAMs. When the PPC60x master begins a burst read to SDRAM, the SMC starts the access and when the access time is reached, the SDRAM provides all four beats of data, one on each clock. Hence, the SMC can provide the four beats of data with zero idle clocks between each beat.

Single-beat Reads/Writes

Because of start-up, addressing, and completion overhead, single-beat accesses to and from the PowerPC60x bus do not achieve data rates as high as do four-beat accesses. Single-beat writes are the slowest because they require that the SMC perform a read cycle then a write cycle to the SDRAM in order to complete. Fortunately, in most PPC60x systems, single-beat accesses can be held to a minimum, especially with data cache and copyback modes in place.

Address Pipelining

The SMC takes advantage of the fact that PowerPC 60x processors can do address pipelining. Many times while a data cycle is finishing, the PowerPC 60x processor begins a new address cycle. The SMC can begin the next SDRAM access earlier when this happens, thus increasing throughput.

Page Holding

Further savings comes when the new address is close enough to a previous one that it falls within an open page in the SDRAM array. When this happens, the SMC can transfer the data for the next cycle without having to wait to activate a new page in SDRAM. In the SMC this feature is referred to as page holding.

SDRAM Speeds

The SDRAM that the Hawk ASIC controls uses the 60x clock. The SMC can be configured to operate at several different 60x clock frequencies using SDRAMs that have various speed characteristics. The bits that control this configuration are located in the SDRAM Speed Attributes Register, which is described in the Register portion of this section. Refer to the table below for some specific timing numbers.

Table 3-1. 60x Bus to SDRAM Estimated Access Timing at 100MHz with PC100 SDRAMs (CAS_latency of 2)

ACCESS TYPE	Access Time	Comments
4-Beat Read after idle,	10-1-1-1	
SDRAM Bank Inactive		
4-Beat Read after idle,	12-1-1-1	
SDRAM Bank Active - Page Miss		
4-Beat Read after idle,	7-1-1-1	
SDRAM Bank Active - Page Hit		
4-Beat Read after 4-Beat Read,	5-1-1-1	
SDRAM Bank Active - Page Miss		
4-Beat Read after 4-Beat Read,	2.5-1-1-1	2.5-1-1-1 is an average of 2-
SDRAM Bank Active - Page Hit		1-1-1 half of the time and 3-
		1-1-1 the other half.
4-Beat Write after idle,	4-1-1-1	
SDRAM Bank Active or Inactive		
4-Beat Write after 4-Beat Write,	6-1-1-1	
SDRAM Bank Active - Page Miss		

Table 3-1. 60x Bus to SDRAM Estimated Access Timing at 100MHz with PC100 SDRAMs (CAS_latency of 2) (Continued)

ACCESS TYPE	Access Time	Comments
4-Beat Write after 4-Beat Write, SDRAM Bank Active - Page Hit	3-1-1-1	3-1-1-1 for the second burst write after idle. 2-1-1-1 for subsequent burst writes.
1-Beat Read after idle, SDRAM Bank Inactive	10	
1-Beat Read after idle, SDRAM Bank Active - Page Miss	12	
1-Beat Read after idle, SDRAM Bank Active - Page Hit	7	
1-Beat Read after 1-Beat Read, SDRAM Bank Active - Page Miss	8	
1-Beat Read after 1-Beat Read, SDRAM Bank Active - Page Hit	5	
1-Beat Write after idle, SDRAM Bank Active or Inactive	5	
1-Beat Write after 1-Beat Write, SDRAM Bank Active - Page Miss	13	
1-Beat Write after 1-Beat Write, SDRAM Bank Active - Page Hit	8	

Notes SDRAM speed attributes are programmed for the following: CAS_latency = 2, tRCD = 2 CLK Periods, tRP = 2CLK Periods, tRAS = 5 CLK Periods, tRC = 7 CLK Periods, tDP = 2 CLK Periods, and the **swr dpl** bit is set in the SDRAM Speed Attributes Register.

> The Hawk is configured for "no external registers" on the SDRAM control signals.

SDRAM Organization

The SDRAM is organized as 1, 2, 3, 4, 5, 6, 7, or 8 blocks, 72 bits wide with 64 of the bits being normal data and the other 8 being checkbits. The 72 bits of SDRAM for each block can be made up of x4, x8, or x16 components or of 72-bit DIMMs that are made up of x4 or x8 components. The 72-bit, unbuffered DIMMs can be used as long as AC timing is met and they use the components listed. All components must be organized with 4 internal banks.

PowerPC 60x Bus Interface

The SMC has a PowerPC slave interface only. It has no PowerPC master interface. The slave interface is the mechanism for all accesses to SDRAM, ROM/Flash, and the internal and external register sets.

Responding to Address Transfers

When the SMC detects an address transfer that it is to respond to, it asserts AACK_ immediately if there is no uncompleted PowerPC 60x bus data transfer in process. If there is one in process, then the SMC waits and asserts AACK_ coincident with the uncompleted data transfer's last data beat if the SMC is the slave for the previous data. If it is not, it holds off AACK_ until the CLK after the previous data transfer's last data beat.

Completing Data Transfers

If an address transfer to the SMC will have an associated data transfer, the SMC begins a read or write cycle to the accessed entity (SDRAM/ROM/Flash/Internal or External Register) as soon as the entity is free. If the data transfer will be a read, the SMC begins providing data to the PowerPC 60x bus as soon as the entity has data ready and the PowerPC 60x data bus is granted. If the data transfer will be a write, the SMC begins latching data from the PowerPC data bus as soon as any previously latched data is no longer needed and the PowerPC 60x data bus is available.

PPC60x Data Parity

The Hawk has 8 DP pins for generating and checking PPC60x data bus parity.

During read cycles that access the SMC, the Hawk generates the correct value on DP0-DP7 so that each data byte lane along with its corresponding DP signal has odd parity. This can be changed on a lane basis to even parity by software bits that can force the generation of wrong (even) parity.

During write cycles to the SMC, the SMC checks each of the eight PPC60x data byte lanes and its corresponding DP signal for odd parity. If any of the eight lanes has even parity, the SMC logs the error in the CSR and can generate a machine check if so enabled.

While normal (default) operation is for the SMC to check data parity only on writes to it, it can be programmed to check data parity on all reads or writes to any device on the PPC bus.

Refer to the "Data Parity Error Log Register" section further on in this document for additional control register details.

PPC60x Address Parity

The Hawk has 4 AP pins for generating and checking PPC60x address bus parity.

During any address transfer cycle on the PPC60x, the SMC checks each of the 4 8-bit PPC60x address lanes and its corresponding AP signal for odd parity. If any of the 4 lanes has even parity, the SMC logs the error in the CSR and can generate a machine check if so enabled.

Note that the SMC does not generate address parity because it is not a PPC60x address master.

Refer to the "Address Parity Error Log Register" section further on in this document for additional control register details.

Cache Coherency

The SMC supports cache coherency to SDRAM only. It does this by monitoring the ARTRY_ control signal on the PowerPC 60x bus and behaving appropriately when it is asserted. When ARTRY_ is asserted, if the access is a SDRAM read, the SMC does not source the data for that access. If the access is a SDRAM write, the SMC does not write the data for that access. Depending upon when the retry occurs, the SMC may cycle the SDRAM even though the data transfer does not happen.

Cache Coherency Restrictions

The PowerPC 60x GBL_ signal must not be asserted in the CSR areas.

L2 Cache Support

The SMC provides support for a look-aside L2 cache (only at 66.67MHz) by implementing a hold-off input, L2CLM_. On cycles that select the SMC, the SMC samples L2CLM_ on the second rising edge of the CLK input after the assertion of TS_. If L2CLM_ is high, the SMC responds normally to the cycle. If it is low, the SMC ignores the cycle.

SDRAM ECC

The SMC performs single-bit error correction and double-bit error detection for SDRAM across 64 bits of data using 8 check bits. No checking is provided for ROM/Flash.

Cycle Types

To support ECC, the SMC always deals with SDRAM using full width (72-bit) accesses. When the PowerPC 60x bus master requests any size read of SDRAM, the SMC reads the full width at least once. When the PowerPC 60x bus master requests a four-beat write to SDRAM, the SMC writes all 72 bits four times. When the PowerPC 60x bus master requests a single-beat write to SDRAM, the SMC performs a full width read cycle to SDRAM, merges in the appropriate PowerPC 60x bus write data, and writes full width back to SDRAM.

Error Reporting

The SMC checks data from the SDRAM during single- and four-beat reads, during single-beat writes, and during scrubs. Table 3-6 shows the actions it takes for different errors during these accesses.

Note that the SMC does not assert TEA_ on double-bit errors. In fact, the SMC does not have a TEA_ signal pin and it assumes that the system does not implement TEA_. The SMC can, however, assert machine check (MCHKO_) on double-bit error.

Table 3-2. Error Reporting

Error Type	Single-Beat/Four- Beat Read	Single-Beat Write	Four-Beat Write	Scrub
	Terminate the PowerPC 60x bus cycle normally.	Terminate the PowerPC 60x bus cycle normally.		This cycle is not seen on the PowerPC 60x bus.
Single-Bit Error	Provide corrected data to the PowerPC 60x bus master.	Correct the data read from SDRAM, merge with the write data, and write the corrected, merged data to SDRAM.	N/A ¹	Write corrected data back to SDRAM if so enabled.
	Assert Hawk's internal error interrupt, if so enabled. ²	Assert Hawk's internal error interrupt, if so enabled. ²		Assert Hawk's internal error interrupt, if so enabled. ²
	Terminate the PowerPC 60x bus cycle normally.	Terminate the PowerPC 60x bus cycle normally.		This cycle is not seen on the PowerPC 60x bus.
Double-Bit Error	Provide miss-corrected, raw SDRAM data to the PowerPC 60x bus master.	Do not perform the write portion of the read-modify-write cycle to SDRAM.	N/A ¹	Do not perform the write portion of the read-modify-write cycle to SDRAM.
	Assert Hawk's internal error interrupt, if so enabled. ² Assert MCHK0_ if so enabled.	Assert Hawk's internal error interrupt, if so enabled. ² Assert MCHK0_ if so enabled.		Assert Hawk's internal error interrupt if so enabled. ²
Triple- (or greater) Bit Error	Some of these errors are detected correctly and are treated the same as double-bit errors. The rest could show up as "no error" or "single-bit error", both of which are incorrect.			

Notes:

- No opportunity for error since no read of SDRAM occurs during a four-beat write.
- 2. The SMC asserts Hawk's internal error interrupt output upon detecting an interrupt-qualified error condition. The potential sources of Hawk's internal error interrupt assertion are single-bit error, multiple-bit error, and single-bit error counter overflow.

Error Logging

ECC error logging is facilitated by the SMC because of its internal latches. When an error (single- or double-bit) occurs, the SMC records the address and syndrome bits associated with the data in error. Once the error logger has logged an error, it does not log any more until the *elog* control /status bit has been cleared by software, unless the currently logged error is single-bit and a new, double-bit error is encountered. The logging of errors that occur during scrub can be enabled/disabled in software. Refer to the *Error Logger Register* in this chapter.

ROM/Flash Interface

The SMC provides the interface for two blocks of ROM/Flash. Each block provides addressing and control for up to 64Mbytes. Note that no ECC error checking is provided for the ROM/Flash.

The ROM/Flash interface allows each block to be individually configured by jumpers and/or by software as follows:

- 1. Access for each block is controlled by three software programmable control register bits: an overall enable, a write enable, and a reset vector enable. The overall enable controls normal read accesses. The write enable is used to program Flash devices. The reset vector enable controls whether the block is also enabled at \$FFF00000 \$FFFFFFFF. The overall enable and write enable bits are always cleared at reset. The reset vector enable bit is cleared or set at reset depending on external jumper configuration. This allows the board designer to use external jumpers to enable/disable Block A/B ROM/Flash as the source of reset vectors.
- 2. The base address for each block is software programmable. At reset, Block A's base address is \$FF000000 and Block B's base address is \$FF400000.
 - As noted above, in addition to appearing at the programmed base address, the first 1Mbyte of Block A/B also appears at \$FFF00000-\$FFFFFFF if the reset vector enable bit is set.
- 3. The assumed size for each block is software programmable. It is initialized to its smallest setting at reset.
- 4. The access time for each block is software programmable.
- 5. The assumed width for Block A/B is determined by an external jumper at reset time. It also is available as a status bit and cannot be changed by software.
 - When the width status bit is cleared, the block's ROM /Flash is considered to be 16 bits wide, where each half of the SMC interfaces to 8 bits. In this mode, the following rules are enforced:
 - a. only single-byte writes are allowed (all other sizes are ignored), and

b. all reads are allowed (multiple accesses are performed to the ROM/Flash devices when the read is for greater than one byte).

When the width status bit is set, the block's ROM/Flash is considered to be 64 bits wide, where each half of the SMC interfaces with 32 bits. In this mode, the following rules are enforced:

- a. only aligned, 4-byte writes should be attempted (all other sizes are ignored), and
- b. all reads are allowed (multiple accesses to the ROM/Flash device are performed for burst reads).

More information about ROM/Flash is found in the section on SMC Registers in this chapter.

In order to place code correctly in the ROM/Flash devices, address mapping information is required. Table 3-7 shows how PowerPC 60x addresses map to the ROM/Flash addresses when ROM/Flash is 16 bits wide. Table 3-8 shows how they map when Flash is 64 bits wide.

Table 3-3. PowerPC 60x to ROM/Flash (16 Bit Width) Address Mapping

PowerPC 60x A0-A31	ROM/Flash A22-A0	ROM/Flash Device Selected
\$XX000000	\$000000	Upper
\$XX000001	\$000001	Upper
\$XX000002	\$000002	Upper
\$XX000003	\$000003	Upper
\$XX000004	\$000000	Lower
\$XX000005	\$000001	Lower
\$XX000006	\$000002	Lower
\$XX000007	\$000003	Lower
\$XX000008	\$000004	Upper
\$XX000009	\$000005	Upper
\$XX00000A	\$000006	Upper
\$XX00000B	\$00007	Upper
\$XX00000C	\$00004	Lower
\$XX00000D	\$000005	Lower
\$XX00000E	\$00006	Lower
\$XX00000F	\$00007	Lower

\$XXFFFF8	\$7FFFC	Upper
\$XXFFFFF9	\$7FFFD	Upper
\$XXFFFFA	\$7FFFE	Upper
\$XXFFFFB	\$7FFFF	Upper
\$XXFFFFC	\$7FFFFC	Lower
\$XXFFFFD	\$7FFFD	Lower
\$XXFFFFE	\$7FFFE	Lower
\$XXFFFFF	\$7FFFF	Lower

Table 3-4. PowerPC 60x to ROM/Flash (64 Bit Width) Address Mapping

PowerPC 60x A0-A31	ROM/Flash A22-A0	ROM/Flash Device Selected
\$X0000000	\$000000	Upper
\$X0000001	\$000000	Upper
\$X0000002	\$000000	Upper
\$X0000003	\$000000	Upper
\$X0000004	\$000000	Lower
\$X0000005	\$000000	Lower
\$X0000006	\$000000	Lower
\$X000007	\$000000	Lower
\$X0000008	\$000001	Upper
\$X0000009	\$000001	Upper
\$X000000A	\$000001	Upper
\$X000000B	\$000001	Upper
\$X00000C	\$000001	Lower
\$X000000D	\$000001	Lower
\$X000000E	\$000001	Lower
\$X000000F	\$000001	Lower
•	•	
•	•	•
• • X2EEEE E0	• 7 EEEE	Hanna
\$X3FFFF0	\$7FFFE	Upper
\$X3FFFF1	\$7FFFE	Upper
\$X3FFFF2	\$7FFFE	Upper
\$X3FFFF3	\$7FFFE	Upper
\$X3FFFF4	\$7FFFE	Lower
\$X3FFFF5	\$7FFFE	Lower
\$X3FFFF6	\$7FFFE	Lower
\$X3FFFF7	\$7FFFE	Lower
\$X3FFFF8	\$7FFFFF	Upper
\$X3FFFFF9	\$7FFFFF	Upper

Table 3-4. PowerPC 60x to ROM/Flash (64 Bit Width) Address Mapping

PowerPC 60x A0-A31	ROM/Flash A22-A0	ROM/Flash Device Selected
\$X3FFFFA	\$7FFFF	Upper
\$X3FFFFB	\$7FFFF	Upper
\$X3FFFFC	\$7FFFF	Lower
\$X3FFFFD	\$7FFFF	Lower
\$X3FFFFE	\$7FFFF	Lower
\$X3FFFFF	\$7FFFFF	Lower

ROM/Flash Speeds

The SMC provides the interface for two blocks of ROM/Flash. Access times to ROM/Flash are programmable for each block. Access times are also affected by block width. Refer to the following tables for some specific timing numbers.

Table 3-5. PowerPC 60x Bus to ROM/Flash Access Timing (120ns @ 100MHz)

		CLO	CK PE	RIODS	REQU	JIRED	FOR:			tal
ACCESS TYPE	1st	Beat	2nd	Beat	3rd	Beat	4th	Beat	Clo	cks
ACCESS TITE	16 Bits	64 Bits								
4-Beat Read	70	22	64	16	64	16	64	16	262	70
4-Beat Write				N.	/A				N.	/A
1-Beat Read (1 byte)	22	22	-	-	-	-	-	-	22	22
1-Beat Read (2 to 8 bytes)	70	22	-	-	-	-	-	-	70	22
1-Beat Write	21	21	-	-	-	-	-	-	21	21

Note The information in Table 3-2 applies to access timing when configured for devices with an access time equal to 12 clock periods.

Table 3-6. PowerPC 60x Bus to ROM/Flash Access Timing (80ns @ 100MHz)

		CLO	CK PE	RIODS	REQU	JIRED	FOR:			tal
ACCESS TYPE	1st l	Beat	2nd	Beat	3rd	Beat	4th	Beat	Clo	cks
ACCESS TIFE	16 Bits	64 Bits								
4-Beat Read	54	18	48	12	48	12	48	12	198	54
4-Beat Write		•	•	N.	/A	•		•	N.	/A
1-Beat Read (1 byte)	18	18	-	-	-	-	-	-	18	18
1-Beat Read (2 to 8 bytes)	54	18	-	-	-	-	-	-	54	18
1-Beat Write	21	21	-	-	-	-	-	-	21	21

Notes The information in Table 3-3 applies to access timing when configured for devices with an access time equal to 8 clock periods.

Table 3-7. PowerPC 60x Bus to ROM/Flash Access Timing (50ns @ 100MHz)

		CLO	CK PE	RIODS	REQU	JIRED	FOR:			tal
ACCESS TYPE	1st	Beat	2nd	Beat	3rd	Beat	4th	Beat	Clo	cks
ACCESS TIPE	16 Bits	64 Bits								
4-Beat Read	42	15	36	9	36	9	36	9	150	42
4-Beat Write	N/A	•		•			•	•	N/A	
1-Beat Read (1 byte)	15	15	-	-	-	-	-	-	15	15
1-Beat Read (2 to 8 bytes)	42	15	-	_	-	-	-	-	42	15
1-Beat Write	21	21	-	-	-	-	-	-	21	21

Note

The information in Table 3-4 applies to access timing when configured for devices with an access time equal to 5 clock periods.

Table 3-8. PowerPC 60x Bus to ROM/Flash Access Timing (30ns @ 100MHz)

		CLO	CK PE	RIODS	REQU	JIRED	FOR:			tal
ACCESS TYPE	1st	Beat	2nd	Beat	3rd	Beat	4th	Beat	Clo	cks
ACCESS TIFE	16 Bits	64 Bits								
4-Beat Read	34	13	28	7	28	7	28	7	118	34
4-Beat Write	N/A								N/A	
1-Beat Read (1 byte)	13	13	-	-	-	-	-	-	13	13
1-Beat Read (2 to 8 bytes)	34	13	-	-	-	-	-	-	34	13
1-Beat Write	21	21	-	-	-	-	-	-	21	21

Note

The information in Table 3-5 applies to access timing when configured for devices with an access time equal to 3 clock periods.

I2C Interface

The ASIC has an I2C (Inter-Integrated Circuit) two-wire serial interface bus: serial clock line (SCL) and serial data line (SDA). This interface has *master-only* capability and may be used to communicate the configuration information to a slave I2C device such as serial EEPROM. The I2C interface is compatible with these devices, and the inclusion of a serial EEPROM in the memory subsystem may be desirable. The EEPROM could maintain the configuration information related to the memory subsystem even when the power is removed from the system. Each slave device connected to the I2C bus is software addressable by a unique address. The number of interfaces connected to the I2C bus is solely dependent on the bus capacitance limit of 400pF.

For I2C bus programming, the ASIC is the *only* master on the bus and the serial EEPROM devices are all slaves. The I2C bus supports 7-bit addressing mode and transmits data one byte at a time in a serial fashion with the most significant bit (MSB) being sent out first. Five registers are required to perform the I2C bus data transfer operations. These are the I2C Clock Prescaler Register, I2C Control Register, I2C Status Register, I2C Transmitter Data Register, and I2C Receiver Data Register.


The I2C serial data (SDA) is an open-drain bidirectional line on which data can be transferred at a rate up to 100 Kbits/s in the standard mode, or up to 400 kbits/s in the fast mode. The I2C serial clock (SCL) is programmable via I2 PRESCALE VAL bits in the I2C Clock Prescaler Register. The I2C clock frequency is determined by the following formula:

I2C CLOCK = SYSTEM CLOCK / (I2 PRESCALE VAL+1) / 2

The I2C bus has the ability to perform byte write, page write, current address read, random read, and sequential read operations.

I2C Byte Write

The I2C Status Register contains the i2 cmplt bit which is used to indicate if the I2C master controller is ready to perform an operation. Therefore, the first step in the programming sequence should be to test the i2 cmplt bit for the operation-complete status. The next step is to initiate a start sequence by first setting the i2 start and i2_enbl bits in the I2C Control Register and then writing the device address (bits 7-1) and write bit (bit 0=0) to the I2C Transmitter Data Register. The *i2_cmplt* bit will be automatically clear with the write cycle to the I2C Transmitter Data Register. The I2C Status Register must now be polled to test the i2 cmplt and *i2_ackin* bits. The *i2_cmplt* bit becomes set when the device address and write bit have been transmitted, and the i2 ackin bit provides status as to whether or not a slave device acknowledged the device address. With the successful transmission of the device address, the word address will be loaded into the I2C Transmitter Data Register to be transmitted to the slave device. Again, *i2_cmplt* and *i2_ackin* bits must be tested for proper response. After the word address is successfully transmitted, the next data loaded into the I2C Transmitter Data Register will be transferred to the address location selected previously within the slave device. After i2_cmplt and i2_ackin bits have been tested for proper response, a stop sequence must be transmitted to the slave device by first setting the i2 stop and i2 enbl bits in the I2C Control Register and then writing a dummy data (data=don't care) to the I2C Transmitter Data Register. The I2C Status Register must now be polled to test *i2_cmplt* bit for the operation-complete status. The stop sequence will initiate a programming cycle for the serial EEPROM and also relinquish the ASIC master's possession of the I2C bus. Figure 3-5 shows the suggested software flow diagram for programming the I2C byte write operation.




(*): Stop condition should be generated to abort the transfer after a software wait loop (~1ms) has been expired

Figure 3-5. Programming Sequence for I2C Byte Write

I2C Random Read

The I2C random read begins in the same manner as the I2C byte write. The first step in the programming sequence should be to test the *i2_cmplt* bit for the operation-complete status. The next step is to initiate a start sequence by first setting the <u>i2</u> start and <u>i2</u> enbl bits in the I2C Control Register and then writing the device address (bits 7-1) and write bit (bit 0=0) to the I2C Transmitter Data Register. The *i2_cmplt* bit will be automatically clear with the write cycle to the I2C Transmitter Data Register. The I2C Status Register must now be polled to test the i2 cmplt and i2 ackin bits. The i2 cmplt bit becomes set when the device address and write bit have been transmitted, and the *i2_ackin* bit provides status as to whether or not a slave device acknowledged the device address. With the successful transmission of the device address, the word address will be loaded into the I2C Transmitter Data Register to be transmitted to the slave device. Again, i2 cmplt and i2 ackin bits must be tested for proper response. At this point, the slave device is still in a write mode. Therefore, another start sequence must be sent to the slave to change the mode to read by first setting the i2 start and i2_enbl bits in the I2C Control Register and then writing the device address (bits 7-1) and read bit (bit 0=1) to the I2C Transmitter Data Register. After *i2_cmplt* and *i2_ackin* bits have been tested for proper response, the I2C master controller writes a dummy value (data=don't care) to the I2C Transmitter Data Register. This causes the I2C master controller to initiate a read transmission from the slave device. Again, i2 cmplt bit must be tested for proper response. After the I2C master controller has received a byte of data (indicated by i2 datin=1 in the I2C Status Register), the system software may then read the data by polling the I2C Receiver Data Register. The I2C master controller does not acknowledge the read data for a *single* byte transmission on the I2C bus, but must complete the transmission by sending a stop sequence to the slave device. This can be accomplished by first setting the i2 stop and i2_enbl bits in the I2C Control Register and then writing a dummy data (data=don't care) to the I2C Transmitter Data Register. The I2C Status Register must now be polled to test i2 *cmplt* bit for the operation-complete status. The stop sequence will relinquish the ASIC master's possession of the I2C bus. Figure 3-6 shows the suggested software flow diagram for programming the I2C random read operation.





(*): Stop condition should be generated to abort the transfer after a software wait loop (~1ms) has been expired

Figure 3-6. Programming Sequence for I2C Random Read

I2C Current Address Read

The I2C slave device should maintain the last address accessed during the last I2C read or write operation, incremented by one. The first step in the programming sequence should be to test the i2 cmplt bit for the operationcomplete status. The next step is to initiate a start sequence by first setting the i2 start and i2_enbl bits in the I2C Control Register and then writing the device address (bits 7-1) and read bit (bit 0=1) to the I2C Transmitter Data Register. The *i2_cmplt* bit will be automatically clear with the write cycle to the I2C Transmitter Data Register. The I2C Status Register must now be polled to test the i2 cmplt and i2 ackin bits. The i2 cmplt bit becomes set when the device address and read bit have been transmitted, and the i2 ackin bit provides status as to whether or not a slave device acknowledged the device address. With the successful transmission of the device address, the I2C master controller writes a dummy value (data=don't care) to the I2C Transmitter Data Register. This causes the I2C master controller to initiate a read transmission from the slave device. Again, i2 cmplt bit must be tested for proper response. After the I2C master controller has received a byte of data (indicated by i2 datin=1 in the I2C Status Register), the system software may then read the data by polling the I2C Receiver Data Register. The I2C master controller does not acknowledge the read data for a *single* byte transmission on the I2C bus, but must complete the transmission by sending a stop sequence to the slave device. This can be accomplished by first setting the <u>i2 stop</u> and <u>i2 enbl</u> bits in the I2C Control Register and then writing a dummy data (data=don't care) to the I2C Transmitter Data Register. The I2C Status Register must now be polled to test *i2_cmplt* bit for the operation-complete status. The stop sequence will relinquish the ASIC master's possession of the I2C bus. Figure 3-7 shows the suggested software flow diagram for programming the I2C current address read operation.







(*): Stop condition should be generated to abort the transfer after a software wait loop (~1ms) has been expired

Figure 3-7. Programming Sequence for I2C Current Address Read

I2C Page Write

The I2C page write is initiated the same as the I2C byte write, but instead of sending a stop sequence after the first data word, the I2C master controller will transmit more data words before a stop sequence is generated. The first step in the programming sequence should be to test the *i2* cmplt bit for the operation-complete status. The next step is to initiate a start sequence by first setting the <u>i2 start</u> and <u>i2 enbl</u> bits in the I2C Control Register and then writing the device address (bits 7-1) and write bit (bit 0=0) to the I2C Transmitter Data Register. The i2_cmplt bit will be automatically clear with the write cycle to the I2C Transmitter Data Register. The I2C Status Register must now be polled to test the i2_cmplt and i2 ackin bits. The i2 cmplt bit becomes set when the device address and write bit have been transmitted, and the *i2 ackin* bit provides status as to whether or not a slave device acknowledged the device address. With the successful transmission of the device address, the initial word address will be loaded into the I2C Transmitter Data Register to be transmitted to the slave device. Again, *i2_cmplt* and *i2_ackin* bits must be tested for proper response. After the initial word address is successfully transmitted, the first data word loaded into the I2C Transmitter Data Register will be transferred to the initial address location of the slave device. After *i2* cmplt and *i2* ackin bits have been tested for proper response, the next data word loaded into the I2C Transmitter Data Register will be transferred to the next address location of the slave device, and so on, until the block transfer is complete. A stop sequence then must be transmitted to the slave device by first setting the i2 stop and i2 enbl bits in the I2C Control Register and then writing a dummy data (data=don't care) to the I2C Transmitter Data Register. The I2C Status Register must now be polled to test i2 cmplt bit for the operation-complete status. The stop sequence will initiate a programming cycle for the serial EEPROM and also relinquish the ASIC master's possession of the I2C bus. Figure 3-8 shows the suggested software flow diagram for programming the I2C page write operation.





(*): Stop condition should be generated to abort the transfer after a software wait loop (~1ms) has been expired

Figure 3-8. Programming Sequence for I2C Page Write

I2C Sequential Read

The I2C sequential read can be initiated by either an I2C random read (described here) or an I2C current address read.

The first step in the programming sequence of an I2C random read initiation is to test the *i2_cmplt* bit for the operation-complete status. The next step is to initiate a start sequence by first setting the <u>i2_start</u> and <u>i2_enbl</u> bits in the I2C Control Register and then writing the device address (bits 7-1) and write bit (bit 0=0) to the I2C Transmitter Data Register. The *i2_cmplt* bit is automatically cleared with the write cycle to the I2C Transmitter Data Register.


The I2C Status Register must now be polled to test the *i2_cmplt* and *i2_ackin* bits. The *i2_cmplt* bit becomes set when the device address and write bit are transmitted, and the *i2_ackin* bit provides status as to whether or not a slave device acknowledged the device address. With the successful transmission of the device address, the initial word address is loaded into the I2C Transmitter Data Register to be transmitted to the slave device. Again, *i2_cmplt* and *i2_ackin* bits must be tested for proper response.

At this point, the slave device is still in a write mode. Therefore, another start sequence must be sent to the slave to change the mode to read by first setting the <u>i2 start</u>, <u>i2 ackout</u>, and <u>i2 enbl</u> bits in the I2C Control Register and then writing the device address (bits 7-1) and read bit (bit 0=1) to the I2C Transmitter Data Register. After *i2_cmplt* and *i2_ackin* bits are tested for proper response, the I2C master controller writes a dummy value (data=don't care) to the I2C Transmitter Data Register. This causes the I2C master controller to initiate a read transmission from the slave device.

After the I2C master controller has received a byte of data (indicated by $i2_datin=1$ in the I2C Status Register) and the $i2_cmplt$ bit has also been tested for proper status, the I2C master controller responds with an acknowledge and the system software may then read the data by polling the I2C Receiver Data Register.

As long as the slave device receives an acknowledge, it will continue to increment the word address and serially clock out sequential data words. The I2C sequential read operation is terminated when the I2C master controller does not respond with an acknowledge. This can be accomplished by setting *only* the <u>i2 enbl</u> bit in the I2C Control Register

before receiving the last data word. A stop sequence then must be transmitted to the slave device by first setting the <u>i2_stop</u> and <u>i2_enbl</u> bits in the I2C Control Register and then writing a dummy data (data=don't care) to the I2C Transmitter Data Register. The I2C Status Register must now be polled to test *i2_cmplt* bit for the operation-complete status. The stop sequence will relinquish the ASIC master's possession of the I2C bus. Figure 3-9 shows the suggested software flow diagram for programming the I2C sequential read operation.



(*): Stop condition should be generated to abort the transfer after a software wait loop (~1ms) has been expired

Figure 3-9. Programming Sequence for I2C Sequential Read

Refresh/Scrub

The SMC performs refresh by doing a burst of 4 CAS-Before-RAS (CBR) refresh cycles to each block of SDRAM once every 60us. It performs scrubs by replacing every 128th refresh burst with a read cycle to 8 bytes in each block of SDRAM. If during the read cycle, the SMC detects a single-bit error, it performs a write cycle back to SDRAM using corrected data providing the SWEN control bit is set. It does not perform the write if the SWEN bit is cleared. If the SMC detects a double-bit error, it does not perform a write.

If so enabled, single- and double-bit scrub errors are logged and the PowerPC 60x bus master is notified via interrupt.

CSR Accesses

The SMC has a set of control and status registers (CSR) that allow software to control certain functions and to monitor some status.

External Register Set

The SMC has an external register chip select pin which enables it to talk to an external set of registers. This interface is like the ROM/Flash interface but with less flexibility. It is intended for the system designer to be able to implement general-purpose status/control signals with this external set. Refer to the section on SMC Registers, further on in this chapter, for a description of this register set.

The SMC has a mode in which two of its pins become control register outputs. When the SMC is to operate in this mode, the External Register Set cannot be implemented. The two control bits appear in the range where the External Register Set would have been had it been implemented.

Chip Configuration

Some configuration options in the Hawk must be configured at power-up reset time before software performs any accesses to it. The Hawk obtains this information by latching the value on some of the upper RD signals just

after the rising edge of the PURST_ signal pin. A recommended way to control the RD signals during reset is to place pull-up or pull-down resistors on the RD bus. If there is a set of buffers between the RD bus and the ROM/Flash devices, it is best to put the pull-up/pull-down resistors on the far side of the buffers so that loading will be kept to a minimum. The Hawk's SDRAM buffer control signals cause the buffers to drive toward the Hawk during power-up reset.

Other configuration information is needed by software to properly configure the Hawk's control registers. This information can be obtained from devices connected to the I2C bus.

Programming Model

CSR Architecture

The CSR (control and status register set) consists of the chip's internal register set and its external register set. The base address of the CSR is hard coded to the address \$FEF80000 (or \$FEF90000 if the RD[5] pin is high at reset). To remain backwards compatible with older Raven/Falcon designs, Hawk offers two options:

RD[5]=0=>PHB is at 0xFEFF0000, SMC is at 0xFEF80000 (default) RD[5]=1=>PHB is at 0xFEFE0000, SMC is at 0xFEF90000

Accesses to the CSR are performed on the upper 32 bits of the PPC60x data bus. Unlike the internal register set, data for the external register set can be writen and read on both the upper and lower halves of the PPC60x data bus.

CSR read accesses can have a size of 1, 2, 4, or 8 bytes with any alignment. CSR write accesses are restricted to a size of 1 or 4 bytes and they must be aligned.

Register Summary

Table 3-9 on the following page shows a summary of the internal and external register set.

Table 3-9. Register Summary

BIT #>	0	-	3 2	4	2	9	7	ω (10	=	12	13	5 4	15	16	17	18	19	20	22	23	24	25	26	77	58	53	31
FEF80000						١	/EN	IDID					1								DE	VID						
FEF80008							tben_en			RE	VIE)								aonly_en	isa hole					Pl	JS	TAT
FEF80010	ram a en					M A IZ	<u>\</u>	ram b en					AM E SIZ	<u>3</u>	ram c en					AM C SIZ	<u>;</u>	ram d en				R	AM SIZ	
FEF80018		F	RAM A	A BA	ASE				RA	МЕ	ВВА	٩S	E			Į	RAI	ИС	BAS	<u>SE</u>			F	RAM	D	BA	SE	
FEF80020		CLI	K FRE	QU	IEN	CY																						por
FEF80028					refdis	rwcb	derc			<u>apien</u>	scien	dpien	sien	mien	<u>int</u>													mbe me
FEF80030	elog			qosə	esen	embt	esbt	I	RR_	_SY	'ND	RC	OME			esblk0	esblk1	esblk2			scof		3	SBE	CC	OUI	<u>VT</u>	
FEF80038										Е	RR	OF	R_AI	DDF	RES	S												
FEF80040	scb0	scb1					swen															5	SCR	UB F	RE	QU	ENC	<u>Y</u>
FEF80048				•								S	CRL	JB /	DD	RE	SS											
FEF80050			1	RO	M A	A BA	ASE	=			rom_a_64		<u>ROI</u> A SI														rom a rv	rom a we
FEF80058				RO	M E	3 B <i>i</i>	ASE				rom_b_64	<u> </u>	ROM SIZ													- 1.	va a mor	rom b we
FEF80060																								rom a spd0			٤	rom b spd1
FEF80068	dpelog			Dł	PE_	TT			L	DPE	<u>-</u> D	P								dpe ckall	dpe_me			G	WE	<u>DP</u>		

Table 3-9. Register Summary (Continued)

FEF80070				DPI	E A			
FEF80078					 DH			
FEF80080								
FEF80090						I2_PRESC	CALE_VAL	
FEF80098								i <u>2 start</u> i <u>2 stop</u> i <u>2 ackout</u> i <u>2 enbl</u>
FEF800A0								i2_datin i2_err i2_ackin i2_cmplt
FEF800A8							<u>12_DA</u>	<u>TAWR</u>
FEF800B0							I2_DA	TARD
FEF800C0	ram e en	RAM E SIZ	ram fen	RAM F SIZ	ram g en	RAM G SIZ	ram h en	RAM H SIZ
FEF800C8	RAM	E BASE	RAM F	BASE	RAM G	BASE	RAM H	I BASE
FEF800D0	03	trc0 trc1 trc2	tras0 tras1	swr. dpl	trp	trcd		
FEF800E0	apelog	APE_TT		APE_AP		ape_me		
FEF800E 8				API	E_A			
FEF80100				CT	R32			
FEF88300	p1 tben							
FEF88000 - FEF8FFF8			<u>E</u>	EXTERNAL R	EGISTER SE	T		
BIT #>	0 - 2 8	5 6	8 6 01 11	13 14 15 15	16 18 19	20 22 23	24 25 26 27	30 30 31

Notes 1. All empty bit fields are reserved and read as zeros.

- 2. All status bits are shown in italics.
- 3. All control bits are shown with underline.
- 4. All control-and-status bits are shown with italics and underline.

Detailed Register Bit Descriptions

The following sections describe the registers and their bits in detail. The possible operations for each bit in the register set are as follows:

- R The bit is a read only status bit.
- R/W The bit is readable and writable.
- R/C The bit is cleared by writing a one to itself.

The possible states of the bits after local and power-up reset are as defined below.

- P The bit is affected by power-up reset (PURST_).
- L The bit is affected by local reset (RST_).
- X The bit is not affected by reset.
- V The effect of reset on the bit is variable.

Vendor/Device Register

ADDRESS															\$F	EF	800	000)									
BIT	0	20 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1															30	31										
NAME							ν	ΈN	IDI	D											ı	DE	VIL)				
OPERATION							RE	AD	٥N	ILY											RE	AD	10	NLY				
RESET								\$10)57													\$48	303					

VENDID This read-only register contains the value \$1057. It is the vendor number assigned to Motorola Inc.

DEVID This read-only register contains the value \$4803. It is the device number for the Hawk.

Revision ID/ General Control Register

ADDRESS															\$F	EF	800	300	3													
BIT	0	_	2	3	4	2	9	7	8	6	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
NAME	0	0	0	0	0	0	0	tben en			ı	RE	VII	D			0	0	0	0	0	0	aonly_en	isa hole	0	0	0	0	pu_stat0	pu_stat1	pu_stat2	l II
OPERATION	8	R	2	2	2	R	R	R/W			RE	ΑC	OI	NLY	,		2	R	~	2	~	2	R	R/W	2	Я	2	R	8	R	8	R
RESET	×	×	×	×	×	×	×	0 P				\$	01				×	×	×	×	×	×	ΛP	0 PL	×	×	×	×		۷Р	٧Р	۷Р

tben en

aonly_en

tben_en controls the enable for the p1_tben and p0_tben output signals. When **tben_en** is set, the I2Clm_input pin becomes the p1_tben output pin and the ercs_output pin becomes the p0_tben output pin. Also, the SMC does not respond to accesses that fall within the external register set address range except for the address \$FEF88300. When **tben_en** is cleared, the I2clm_and ercs_pins retain their normal function and the SMC does respoond to external register set accesses.

Software should only set the <u>tben en</u> bit when there is no external L2 cache connected to the I2clm_ pin and when there is no external register set.

REVID The REVID bits are hard-wired to indicate the revision level of the SMC. The value for the first revision is \$01.

Normally, the SMC responds to address-only cycles only if they fall within the address range of one of its enabled map decoders. When the *aonly_en* bit is set, the SMC also responds to address-only cycles that fall outside of the range of its enabled map decoders provided they are not

acknowledged by some other slave within 8 clock periods. *aonly_en* is read-only and reflects the level that was on the RD4 pin at power-up reset time.

isa hole

When it is set, **isa hole** disables any of the SDRAM or ROM/Flash blocks from responding to PowerPC accesses in the range from \$000A0000 to \$000BFFFF. This has the effect of creating a hole in the SDRAM memory map for accesses to ISA. When **isa hole** is cleared, there is no hole created in the memory map.

pu_stat0-pu_stat3

pu_stat0, pu_stat1, pu_stat2, and pu_stat3 are read-only status bits that indicate the levels that were on the RD13, RD14, RD15, and RD16 signal pins respectively at power-up reset. They provide a means to pass information to software using pull-up/pull-down resistors on the RD bus or on a buffered RD bus.

SDRAM Enable and Size Register (Blocks A, B, C, D)

ADDRESS		\$FEF80010																														
BIT	0	_	2	3	4	5	9	7	8	6	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
NAME	<u>ram a en</u>	0	0	0	<u>ram a siz0</u>	а	<u>ram a siz2</u>		q	0	0	0	ram b siz0	q	ram b siz2	ram b siz3	S	0	0		<u>ram c siz0</u>	ပ	ram c siz2	<u>ram c siz3</u>	O	0	0	0	<u>ram d siz0</u>	σ	<u>ram d siz2</u>	<u>ram d siz3</u>
OPERATION	R/W	R	2	2	R/W	R/W	R/W	R/W	R/W	R	R	R	R/W	R/W	R/W	R/W	R/W	В	Я	В	R/W	R/W	R/W	R/W	R/W	R	R	R	R/W	R/W	R/W	R/W
RESET	0 PL	×	×	×	0 P	0 P	0 P	0 P	0 PL	×	×		0 P	0 P	0 P	0 P	0 PL	X	X	X	0 P	0 P	0 P	0 P	0 PL	X	×	×	0 P	0 P		0 P

Writes to this register must be enveloped by a period of time in which no accesses to SDRAM occur. The requirements of the envelope are that all SDRAM accesses must have completed before the write starts and none should begin until after the write is done. A simple way to do this is to perform at least two read accesses to this or another register before and after the write.

Additionally, sometime during the envelope, before or after the write, all of the SDRAMs' open pages must be closed and the Hawk's open page tracker reset. The way to do this is to allow enough time for at least one SDRAM refresh to occur by waiting for the 32-bit counter (see register description further on in this chapter) to increment at least 100 times. The wait period needs to happen during the envelope.

ram a/b/c/d en

ram a/b/c/d en enables 60x accesses to the corresponding block of SDRAM when set, and disables them when cleared.

Note that **ram e/f/g/h en** are located at \$FEF800C0 (refer to the section on SDRAM Enable and Size Register (Blocks E, F, G, H) further on in this chapter for more information.) They operate the same for blocks E-H as these bits do for blocks A-D.

ram a/b/c/d siz0-3 These control bits define the size of their corresponding block of SDRAM. Table 3-10 shows the block configuration assumed by the SMC for each value of **ram** siz0-ram siz3. Note that ram e/f/g/h size0-3 are located at \$FEF800C0. They operate identically for blocks E-H as these bits do for blocks A-D.

Table 3-10. Block_A/B/C/D/E/F/G/H Configurations

ram a-h siz0-3	Component Configuration	Number of SDRAM Components In the Block	Block SIZE	SDRAM Technology
%0000	-	-	0MBytes	-
%0001	4Mx16	5	32MBytes	64Mbit
%0010	8Mx8	9	64MBytes	64Mbit
%0011	8Mx16	5	64MBytes	128Mbit
%0100	16Mx4	18	128MBytes	64Mbit
%0101	16Mx8	9	128MBytes	128Mbit
%0110	16Mx16	5	128MBytes	256Mbit

Number of SDRAM ram a-h Component Block **siz0-3** Configuration **SDRAM** SIZE **Technology Components** In the Block %0111 32Mx4 18 256MBytes 128Mbit %1000 32Mx8 256Mbit 256MBytes %1001 64Mx4 18 512MBytes 256Mbit %1010 Reserved %1111

Table 3-10. Block_A/B/C/D/E/F/G/H Configurations

Notes

- 1. All SDRAM components should be organized with 4 internal banks.
- 2. When DIMMs are used, the Component Configuration refers to the configuration of the devices used on the DIMMs.
- 3. It is important that all of the <u>ram a/b/c/d/e/f/g/h siz0-3</u> bits be set to accurately match the actual size of their corresponding blocks. This includes clearing them to binary 00000 if their corresponding blocks are not present. Failure to do so will cause problems with addressing and with scrub logging.

SDRAM Base Address Register (Blocks A/B/C/D)

ADDRESS	\$FEF80018														
BIT	0 1 2 3 4 5 6 7	22 22 22 22 22 22 21 1 1 1 1 1 1 1 1 1	31 30 30 29 29 27 27 27 27 22 24												
NAME	RAM A BASE	RAM B BASE RAM C BASE	RAM D BASE												
OPERATION	READ/WRITE	READ/WRITE READ/WRITE	READ/WRITE												
RESET	0 PL	0 PL 0 PL	0 PL												

Writes to this register must be enveloped by a period of time in which no accesses to SDRAM occur. The requirements of the envelope are that all SDRAM accesses must have completed before the write starts and none

should begin until after the write is done. A simple way to do this is to perform at least two read accesses to this or another register before and after the write.

Additionally, sometime during the envelope, before or after the write, all of the SDRAMs' open pages must be closed and the Hawk's open page tracker reset. The way to do this is to allow enough time for at least one SDRAM refresh to occur by waiting for the "32-Bit Counter", described further on in this chapter, to increment at least 100 times. The wait period needs to happen during the envelope.

RAM A/B/C/D BASE

These control bits define the base address for their block's SDRAM. **RAM A/B/C/D BASE** bits 0-7/8-15/16-23/24-31 correspond to PowerPC 60x address bits 0 - 7. For larger SDRAM sizes, the lower significant bits of **A/B/C/D BASE** are ignored. This means that the block's base address will always appear at an even multiple of its size. Remember that bit 0 is MSB.

Note that **RAM E/F/G/H BASE** are located at \$FEF800C8 (refer to the section on SDRAM Base Address Register (Blocks E/F/G/H). They operate the same for blocks E-H as these bits do for blocks A-D.

Also note that the combination of **RAM X BASE** and **ram x siz** should never be programmed such that SDRAM responds at the same address as the CSR, ROM/Flash, External Register Set, or any other slave on the PowerPC bus.

CLK Frequency Register

ADDRESS		\$FEF	80020								
BIT	0 1 2 3 4 5 6 7	15 14 13 13 11 11 11 10 9	23 22 22 21 20 20 19 18 18	24	25	26	27	28	29	30	31
NAME	CLK FREQUENCY			0	0	0	0	0	0	0	por
OPERATION	READ/WRITE	READ ZERO	READ ZERO	R	R	R	R	R	R	R	R/C
RESET	64 P	Х	Х	X	×	X	X	×	×		1 P

CLK FREQUENCY

These bits should be programmed with the hexadecimal value of the operating CLOCK frequency in MHz (i.e. \$42 for 66MHz). When these bits are programmed this way, the chip's prescale counter produces a 1MHz (approximate) output. The output of the chip prescale counter is used by the refresher/scrubber and the 32-bit counter. After power-up, this register is initialized to \$64 (for 100MHz). The formula is:

Counter_Output_Frequency = (Clock Frequency)/CLK_FREQUENCY

For example, if the Clock Frequency is 100MHz and CLK_FREQUENCY is \$64, then the counter output frequency is 100MHz/100 = 1MHz.

When the CLK pin is operating slower than 100MHz, software should program CLK FREQUENCY to be at least as slow as the CLK pin's frequency as soon as possible after power-up reset so that SDRAM refresh does not get behind. It is okay for the software then to take some time to "up" CLK FREQUENCY to the correct value. Refresh will get behind only when the actual CLK pin's frequency is lower than the value programmed into CLK FREQUENCY.

por

<u>por</u> is set by the occurrence of power up reset. It is cleared by writing a one to it. Writing a 0 to it has no effect.

ECC Control Register

ADDRESS															\$F	EF8	300)28	}													
BIT	0	_	2	ω	4	5	6	7	8	9	10	1	12	13	14	15	16	17	18	19	20	21	77	22	24	25	26	27	28	29	30	31
NAME	0	0	0	0	0	<u>refdis</u>	rwcb	<u>derc</u>	0	0	0	<u>apien</u>	<u>scien</u>	<u>dpien</u>	<u>sien</u>	<u>mien</u>	<u>in</u> t								0	0	0	0	0	0	0	mbe_me
OPERATION	R	R	R	R	R	R/W	R/W	R/W	R	R	R	R/W	R/W	R/W	R/W	R/W	R/C		R	EΑ	D Z	ΈF	२०		R	R	R	R	R	R	R	R/W
RESET	×	×	×	×	×	0 PL	0 PL	1 PL	×	×	×	0PL	0 PL	0 PL	0 PL	0PL	0PL								×	×	×	×	×	×	×	0 PL

refdis

When set, **refdis** causes the refresher and all of its associated counters and state machines to be cleared and maintained that way until **refdis** is removed (cleared). If a refresh cycle is in process when **refdis** is updated by a write to this register, the update does not take effect until the refresh cycle has completed. This prevents the generation of illegal cycles to the SDRAM when **refdis** is updated.

rwcb

<u>rwcb</u>, when set, causes reads and writes to SDRAM from the PowerPC 60x bus to access check-bit data rather than normal data. The data path used for reading and writing check bits is D0-D7. Each 8-bit check-bit location services 64 bits of normal data. The figure below shows the relationship between normal data and check-bit data.




Figure 3-10. Read/Write Check-bit Data Paths

Note that if test software wishes to force a single-bit error to a location using the **rwcb** function, the scrubber may correct the location before the test software gets a chance to check for the single-bit error. This can be avoided by disabling scrub writes. Also note that writing bad check-bits can set the **elog** bit in the Error Logger Register. The writing of check-bits causes the SMC to perform a read-modify-write to SDRAM. If the location to which check-bits are being written has a single- or double-bit error, data in the location may be altered by the write check-bits operation. To avoid this, it is recommended that the **derc** bit also be set while the **rwcb** bit is set. A possible sequence for performing read-write check-bits is as follows:

- 1. Disable scrub writes by clearing the **swen** bit if it is set.
- 2. Make sure software is not using DRAM at this point, because while **rwcb** is set, DRAM will not function as normal memory.
- 3. Set the <u>derc</u> and <u>rwcb</u> bits in the Data Control register.
- 4. Perform the desired read and/or write check-bit operations.

- 5. Clear the **derc** and **rwcb** bits in the Data Control register.
- 6. Perform the desired testing related to the location/locations that have had their check-bits altered.
- 7. Enable scrub writes by setting the **swen** bit if it was set before.

<u>derc</u> Setting <u>derc</u> to one alters SMC operation as follows:

- 1. During reads, data is presented to the PowerPC 60x data bus uncorrected from the SDRAM array.
- 2. During single-beat writes, data is written without correcting single-bit errors that may occur on the read portion of the read-modify-write. Check-bits <u>are</u> generated for the data being written.
- 3. During single-beat writes, the write portion of the read-modify-write happens regardless of whether there is a multiple-bit error during the read portion. No correction of data is attempted. Checkbits <u>are</u> generated for the data being written.
- 4. During scrub cycles, if **swen** is set, a read-writes to SDRAM happens with no attempt to correct data bits. Check-bits <u>are</u> generated for the data being written.

<u>derc</u> is useful for initializing SDRAM after power-up and for testing SDRAM, but it should be cleared during normal system operation.

apien When **apien** is set, the logging of a PPC60x address parity error causes the *int* bit to be set if it is not already. When the *int* bit is set, the Hawk's internal error interrupt is asserted.

when scien is set, the rolling over of the SBE COUNT register causes the int bit to be set if it is not already. When the int bit is set, the Hawk's internal error interrupt is asserted.

dpien When **dpien** is set, the logging of a PPC60x data parity error causes the *int* bit to be set if it is not already. When the *int* bit is set, the Hawk's internal error interrupt is asserted.

sien When **sien** is set, the logging of a single-bit error causes the <u>int</u> bit to be set if it is not already. When the <u>int</u> bit is set, the Hawk's internal error interrupt is asserted.

<u>mien</u> When <u>mien</u> is set, the logging of a non-correctable error causes the <u>int</u> bit to be set if it is not already. When the <u>int</u> bit is set, the Hawk's internal error interrupt is asserted.

<u>int</u> is set when one of the SMC's interrupt conditions occurs. It is cleared by reset or by software writing a one to it. The Hawk's internal error interrupt tracks <u>int</u>. When <u>int</u> is set, Hawk's internal error interrupt is asserted. When <u>int</u> is cleared, Hawk's internal error interrupt is negated.

When <u>mbe</u> me is set, the detection of a multiple-bit error during a PowerPC read or write to SDRAM causes the SMC to pulse its machine check interrupt request pin (MCHK0_) true. When <u>mbe</u> me is cleared, the SMC does not assert its MCHK0_ pin on multiple-bit errors.

The SMC never asserts its MCHK0_ pin in response to a multiple-bit error detected during a scrub cycle.



Note that the Hawk's internal error interrupt and the MCHK0_pin are the only non-polled notification that a multiple-bit error has occurred. The SMC does not assert TEA as a result of a multiple bit error. In fact, the SMC does not have a TEA_signal pin and it assumes that the system does not implement TEA.

int

mbe me

Error Logger Register

ADDRESS										\$FEF80030																				
BIT	0	_	2	3	4	5	9	7	8 9	10	11	12	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	<u>α</u>
NAME	<u>elog</u>	0	0	0	escb	<u>esen</u>	embt	esbt	ERR_SYNDROME							esblk0	esblk1	esblk2	0	0	0	scof		5	SBE	E C	OU	NT		
OPERATION	R/C	R	R	R	R	R/W	R	R	READ ONLY					R	R	R	R	R	R	R	R/C		F	REA	DΛ	ΝRΙ	TE			
RESET	0 P	×	X	×	0 P	l	9 P	9 P	AD.					X	d0	d0	d0	×	X	X	d 0				OF	>				

<u>elog</u>

When set, <u>elog</u> indicates that a single- or a multiple-bit error has been logged by the SMC. If <u>elog</u> is set by a multiple-bit error, then no more errors will be logged until software clears it. If <u>elog</u> is set by a single-bit error, then no more single-bit errors will be logged until software clears it, however if <u>elog</u> is set by a single-bit error and a multiple-bit error occurs, the multiple-bit error will be logged and the single-bit error information overwritten. <u>elog</u> can only be set by the logging of an error and cleared by the writing of a one to itself or by power-up reset.

escb

escb indicates the entity that was accessing SDRAM at the last logging of a single- or multiple-bit error by the SMC. If *escb* is 1, it indicates that the scrubber was accessing SDRAM. If *escb* is 0, it indicates that the PowerPC 60x bus master was accessing SDRAM.

esen

When set, <u>esen</u> allows errors that occur during scrubs to be logged. When cleared, <u>esen</u> does not allow errors that occur during scrubs to be logged.

embt

embt is set by the logging of a multiple-bit error. It is cleared by the logging of a single-bit error. It is undefined after power-up reset. The syndrome code is meaningless if its *embt* bit is set.

esbt

esbt is set by the logging of a single-bit error. It is cleared by the logging of a multiple-bit error. When the SMC logs a single-bit error, the syndrome code indicates which bit was in error. (Refer to the section on *SDRAM ECC Codes*.)

ERR SYNDROME

ERR_SYNDROME reflects the syndrome value at the last logging of an error. This eight-bit code indicates the position of the data error. When all the bits are zero, there was no error. Note that if the logged error was multiple-bit then these bits are meaningless. Refer to the section on *SDRAM ECC Codes* for a decoding of the syndromes.

esblk0,esblk1, esbik2

Together these three bits indicate which block of SDRAM was being accessed when the SMC logged a scrub error. *esblk0,esblk1, esbik2* are 0,0,0 for Block A; 0,0,1 for Block B; 0,1,0 for Block C; and 0,1,1 for Block D, etc.

<u>scof</u>

scof is set by the **SBE COUNT** register rolling over from \$FF to \$00. It is cleared by software writing a 1 to it.

SBE COUNT

<u>SBE_COUNT</u> keeps track of the number of single-bit errors that have occurred since it was last cleared. It counts up by one each time it detects a single-bit error (independent of the state of the **elog** bit). The <u>SBE_COUNT</u> is cleared by power-up reset and by software writing all zeros to itself. When <u>SBE_COUNT</u> rolls over from \$FF to \$00, the SMC sets the <u>scof</u> bit. The rolling over of <u>SBE_COUNT</u> pulses the Hawk's internal error interrupt low if the <u>scien</u> bit is set.

Error_Address Register

ADDRESS	\$FEF80038											
BIT	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	30	31									
NAME	ERROR_ADDRESS	0 0	0									
OPERATION	READ ONLY											
RESET	0 P	××	×									

ERROR_ADDRESS

These bits reflect the value that corresponds to bits 0-28 of the PowerPC 60x address bus when the SMC last logged an error during a PowerPC access to SDRAM. They reflect the value of the SCRUB ADDRESS counter if the error was logged during a scrub cycle.

Scrub/Refresh Register

ADDRESS															\$F	EF	800)40)													
BIT	0	_	2	3	4	2	9	7	8	6	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
NAME	scp0	scb1	0	0	0	0	0	swen																	s	CR	UB	FR	REG	UE	NC	Y
OPERATION	~	R	2	R	2	22	R	R/W		READ ZERO									READ ZERO								RE	AD/	WF	RITE		
RESET	0 P		×	×	×	×		0 P			>	(X \$00 P								Х											

scb0,scb1

These bits increment every time the scrubber completes a scrub of the entire SDRAM. When they reach binary 11, they roll over to binary 00 and continue. These bits are cleared by power-up reset.

swen

When set, <u>swen</u> allows the scrubber to perform write cycles. When cleared, <u>swen</u> prevents scrubber writes.

SCRUB_FREQUENCY

Determines the rate of scrubbing by setting the roll-over count for the scrub prescale counter. Each time the SMC performs a refresh burst, the scrub prescale counter increments by one. When the scrub prescale counter reaches the value stored in this register, it clears and resumes counting starting at 0.

Note that when this register is all 0's, the scrub prescale counter does not increment, disabling any scrubs from occurring. Since **SCRUB FREQUENCY** is cleared to 0's at power-up reset, scrubbing is disabled until software programs a non-zero value into it.

Scrub Address Register

ADDRESS															\$F	EF	800	048	3													
BIT	0	_	2	3																29	30	31										
NAME	0	0	0			SCRUB ADDRESS														0	0	0										
OPERATION	2	2	2			READWRITE														2	2	Я										
RESET	×	×	×		0 P														×	×	X											

SCRUB ADDRESS

These bits form the address counter used by the scrubber for all blocks of SDRAM. The scrub address counter increments by one each time a scrub to one location completes to all of the blocks of SDRAM. When it reaches all 1s, it rolls back over to all 0's and continues counting. The *SCRUB ADDRESS* counter is readable and writable for test purposes.

Note that for each block, the most significant bits of <u>SCRUB ADDRESS COUNTER</u> are meaningful only when their SDRAM devices are large enough to require them.

ROM A Base/Size Register

ADDRESS		\$FEF80050	
BIT	0 1 2 3 4 5 6 7 8 9 10	29 29 28 28 28 28 26 26 26 26 27 27 27 27 21 21 21 21 21 21 21 21 21 21 21 21 21	31
NAME	ROM A BASE		rom a we
OPERATION	READ/WRITE	READ ZERO READ ZERO	R/W
RESET	\$FF0 PL		0 PL

Writes to this register must be enveloped by a period of time in which no accesses to ROM/Flash Block A, occur. A simple way to provide the envelope is to perform at least two accesses to this or another of the SMC's registers before and after the write.

ROM A BASE

These control bits define the base address for ROM/Flash Block A. <u>ROM A BASE</u> bits 0-11 correspond to PowerPC 60x address bits 0 - 11 respectively. For larger ROM/Flash sizes, the lower significant bits of <u>ROM A BASE</u> are ignored. This means that the block's base address will always appear at an even multiple of its size. <u>ROM A BASE</u> is initialized to \$FF0 at power-up or local bus reset.

Note that in addition to the programmed address, the first **1Mbyte of Block A also appears at \$FFF00000 - \$FFFFFFF** if the *rom a rv* bit is set and the *rom b rv* bit is cleared.

Also note that the combination of <u>ROM_A_BASE</u> and <u>rom_a_siz</u> should never be programmed such that ROM/Flash Block A responds at the same address as the CSR, SDRAM, External Register Set, or any other slave on the PowerPC bus.

rom_a_64

rom_a_64 indicates the width of ROM/Flash being used for Block A. When rom_a_64 is cleared, Block A is 16 bits wide, where each half of SMC interfaces to 8 bits.

When rom_a_64 is set, Block A is 64 bits wide, where each half of the SMC interfaces to 32 bits. rom_a_64 matches the value that was on the RD2 pin at power-up reset. It cannot be changed by software.

rom a siz The rom a siz control bits are the size of ROM/Flash for Block A. They are encoded as shown in Table 3-11.

Table 3-11. ROM Block A Size Encoding

rom a siz	BLOCK SIZE
%000	1MB
%001	2MB
%010	4MB
%011	8MB
%100	16MB
%101	32MB
%110	64MB
%111	Reserved

<u>rom a rv</u> and <u>rom b rv</u> determine which if either of Blocks A and B is the source of reset vectors or any other access in the range \$FFF00000 - \$FFFFFFFF as shown in the table below.

Table 3-12. rom a rv and rom b rv encoding

rom a rv	rom b rv	Result
0	0	Neither Block is the source of reset vectors.
0	1	Block B is the source of reset vectors.
1	0	Block A is the source of reset vectors.
1	1	Block B is the source of reset vectors.

<u>rom a rv</u> is initialized at power-up reset to match the value on the RD0 pin.

rom a en When rom a en is set, accesses to Block A ROM/Flash in the address range selected by ROM A BASE are enabled.
When rom a en is cleared, they are disabled.

rom a we When rom a we is set, writes to Block A ROM/Flash are enabled. When rom a we is cleared, they are disabled. Note that if rom_a_64 is cleared, only 1-byte writes are allowed. If rom_a_64 is set, only 4-byte writes are allowed. The SMC ignores other writes. If a valid write is attempted and rom a we is cleared, the write does not happen but the cycle is terminated normally. See Table 3-13 for details of ROM/Flash accesses.

Table 3-13. Read/Write to ROM/Flash

Cycle	Transfer Size	Alignment	rom_x_64	rom_x_we	Hawk Response
write	1-byte	X	0	0	Normal termination, but no write to ROM/Flash
write	1-byte	X	0	1	Normal termination, write occurs to ROM/Flash
write	1-byte	X	1	X	No Response
write	4-byte	Misaligned	X	X	No Response
write	4-byte	Aligned	0	X	No Response
write	4-byte	Aligned	1	0	Normal termination, but no write to ROM/Flash
write	4-byte	Aligned	1	1	Normal termination, write occurs to ROM/Flash
write	2,3,5,6,7, 8,32-byte	X	X	X	No Response
read	X	X	X	X	Normal Termination

ROM B Base/Size Register

ADDRESS			;	\$FE	F8	F80058
BIT	0 1 2 3 4 5 6 7 8 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	12	13	14	15	3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3
NAME	ROM B BASE	rom_b_64		σ	rom b siz2	
OPERATION	READ/WRITE	R	R/W	R/W	W/A	
RESET	\$FF4 PL	۷P	0 PL	0 PL	OPL	

Writes to this register must be enveloped by a period of time in which no accesses to ROM/Flash Block B, occur. A simple way to provide the envelope is to perform at least two accesses to this or another of the SMC's registers before and after the write.

ROM B BASE

These control bits define the base address for ROM/Flash Block B. **ROM B BASE** bits 0-11 correspond to PowerPC 60x address bits 0 - 11 respectively. For larger ROM/Flash sizes, the lower significant bits of **ROM B BASE** are ignored. This means that the block's base address will always appear at an even multiple of its size. **ROM B BASE** is initialized to \$FF4 at power-up or local bus reset.

Note that in addition to the programmed address, the first 1Mbyte of Block B also appears at \$FFF00000 - \$FFFFFFFF if the *rom b rv* bit is set.

Also note that the combination of **ROM B BASE** and **rom b siz** should never be programmed such that ROM/Flash Block B responds at the same address as the CSR, SDRAM, External Register Set, or any other slave on the PowerPC bus.

- rom_b_64 rom_b_64 indicates the width of ROM/Flash device/devices being used for Block B. When rom_b_64 is cleared, Block B is 16 bits wide, where each half of the SMC interfaces to 8 bits. When rom_b_64 is set, Block B is 64 bits wide, where each half of the SMC interfaces to 32 bits. rom_b_64 matches the value that was on the RD3 pin at power-up reset. It cannot be changed by software.
- rom b siz The rom b siz control bits are the size of ROM/Flash for Block B. They are encoded as shown in Table 3-14.

Table 3-14. ROM Block B Size Encoding

rom b siz	BLOCK SIZE
%000	1Mbytes
%001	2Mbytes
%010	4Mbytes
%011	8Mbytes
%100	16Mbytes
%101	32Mbytes
%110	64Mbytes
%111	Reserved

<u>rom b rv</u> and <u>rom a rv</u> determine which if either of Blocks A and B is the source of reset vectors or any other access in the range \$FFF00000 - \$FFFFFFFF as shown in Table 3-12.

<u>rom b rv</u> is initialized at power-up reset to match the value on the RD1 pin.

when <u>rom b en</u> is set, accesses to Block B ROM/Flash in the address range selected by <u>ROM B BASE</u> are enabled. When <u>rom b en</u> is cleared they are disabled.

rom b we When rom b we is set, writes to Block B ROM/Flash are enabled. When rom b we is cleared they are disabled.

Refer back to Table 3-13 for more details.

ROM Speed Attributes Registers

ADDRESS		\$FEF80060											
BIT	0 1 2 2 7 2 7 2 7 2 7 2 7 2 7 2 7 2 7 2 7	8 8 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	16 17 18 19 20 20 22 23 23	24	25	27	28	29	31				
NAME				0	ď	rom a spd1	0	0					
OPERATION	READ ZERO	READ ZERO	READ ZERO	2	٦ 3	%	2	2	R W W				
RESET	Х	Х	X	×		0 PL	×	×					

rom a spd0,1

<u>rom a spd0,1</u> determine the access timing used for ROM/Flash Block A. The encoding of these bits are shown in Table 3-15.

The device access times shown in the table are conservative and allow time for buffers on address, control, and data signals. For more accurate information see the section entitled "Timing Specifications for ROM/Flash Signals" further on in this manual, along with the section titled "ROM/Flash Read Timing Diagram".

Writes that change these bits must be enveloped by a period of time in which no accesses to ROM/Flash Block A, occur. A simple way to provide the envelope is to perform at least two accesses to this or another of the SMC's registers before and after the write.

Table 3-15. ROM Speed Bit Encodings

rom_a/b_spd0,1	Approximate ROM Block A/B Device Access Time
%00	12 Clock Periods (120ns @ 100MHz, 180ns @ 66.67MHz)
%01	8 Clock Periods (80ns @ 100MHz, 120ns @ 66.67MHz)
%10	5 Clock Periods (50ns @ 100MHz, 75ns @ 66.67MHz)
%11	3 Clock Periods (30ns @100MHz, 45ns @ 66.67MHz)

<u>rom b spd0,1</u> <u>rom b spd0,1</u> determine the access timing used for ROM/Flash Block B. Refer to the table above.

Writes that change these bits must be enveloped by a period of time in which no accesses to ROM/Flash, Bank B, occur. A simple way to provide the envelope is to perform at least two accesses to this or another of the SMC's registers before and after the write.

Data Parity Error Log Register

ADDRESS															\$F	EF	800	068	3													
BIT	0	_	2	3	4	2	9	7	8	6	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
NAME	dpelog	0	0	0th_edb	dpe_tt1	dpe_tt2		dpe_tt4	DPE_DP									0	0	0	0	0	dpe_ckall	dpe me			<u>(</u>	ΞW	/DF	2		
OPERATION			2	2	2	R	R	2		ļ	AD	10	NLY	,		2	R	Я	R	R	R	R/W	R/W		ſ	REA	AD/	WR	RITE	•		
RESET	0 P		×	0 P	0 P	0 P		0 P				0	Р				×	×	×	×	×		0 PL	0 PL				0	PL			

dpelog

<u>dpelog</u> is set when a parity error occurs on the PPC60x data bus during a PPC60x data cycle whose parity the SMC is qualified to check. It is cleared by writing a one to it or by power-up reset.

 dpe_tt0-4

dpe_tt is the value that was on the TT0-TT4 signals when the *dpelog* bit was set.

 DPE_DP

DPE_DP is the value that was on the DP0-DP7 signals when the **dpelog** bit was set.

dpe ckall

When <u>dpe ckall</u> is set, the Hawk checks data parity on all cycles in which TA_ is asserted. When <u>dpe ckall</u> is cleared, the Hawk checks data parity on cycles when TA_ is asserted only during writes to the Hawk.

Note that the Hawk does not check parity during cycles in which there is a qualified ARTRY_ at the same time as the TA

dpe me

When <u>dpe me</u> is set, the transition of the <u>dpelog</u> bit from false to true causes the Hawk to pulse its machine check interrupt request pin (MCHK0_) true. When <u>dpe me</u> is cleared, the Hawk does not assert its MCHK0_ pin based on the <u>dpelog</u> bit.

GWDP

The GWDP0-GWDP7 bits are used to invert the value that is driven onto DP0-DP7 respectively during reads to the Hawk. This allows test software to generate wrong

(even) parity on selected byte lanes. For example, to create a parity error on DH24-DH31 and DP3 during Hawk reads, software should set GWDP3.

Data Parity Error Address Register

ADDRESS	\$FEF80070						
BIT	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1						
NAME	DPE_A						
OPERATION	READ ONLY						
RESET	0 PL						

DPE_A is the address of the last PPC60x data bus parity

error that was logged by the Hawk. It is updated only when *dpelog* goes from 0 to 1.

Data Parity Error Upper Data Register

ADDRESS	\$FEF80078							
BIT	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1							
NAME	DPE_DH							
OPERATION	READ ONLY							
RESET	0 PL							

 DPE_DH

DPE_DH is the value on the upper half of the PPC60x data bus at the time of the last logging of a PPC60x data bus parity error by the Hawk. It is updated only when **dpelog** goes from 0 to 1.

Data Parity Error Lower Data Register

ſ	ADDRESS	\$FEF80080
	BIT	2 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5
Ī	NAME	DPE_DL
Ī	OPERATION	READ ONLY
	RESET	0 PL

DPE_DL DPE_DL is the value on the lower half of the PPC60x data bus at the time of the last logging of a PPC60x data bus parity error by the Hawk. It is updated only when dpelog goes from 0 to 1.

I2C Clock Prescaler Register

ADDRESS															\$FI	ΞF	800)90)													
BIT	0	-	2	3	4	2	9	7	8	2 2 2 2 3 3 3 5 5 5 5 5 5 5 5 5 5 5 5 5													29	30	31							
NAME									<u>12 PRESCALE VAL</u>																							
OPERATION		READ ZERO							READ ZERO														REA	۸D/	WF	RITI	E					
RESET		Х						Х														\$	01	F3	Р							

<u>12 PRESCALE VAL</u>

I2 PRESCALE VAL is a 16-bit register value that will be used in the following formula for calculating frequency of the I2C gated clock signal:

I2C CLOCK = SYSTEM CLOCK/ (I2 PRESCALE VAL +1)/2

After power-up, <u>I2 PRESCALE VAL</u> is initialized to \$1F3 which produces a 100KHz I2C gated clock signal based on a 100.0MHz system clock. Writes to this register will be restricted to 4-bytes only.

I2C Control Register

ADDRESS		\$FEF	80098							
BIT	0 1 2 8 4 9 7	8 8 9 11 11 12 11 1	16 17 18 19 19 20 22 22 23	24	25	26	27	29	30	31
NAME				0	0	0		i2 stop		
OPERATION	READ ZERO	READ ZERO	READ ZERO	2	2	<u>د</u> ا	۲ <u>۵</u>	RW W	R/W	R/W
RESET	×	×	Х	×	×	×	×	_	0 PL	0 PL

i2 start

When set, the I2C master controller generates a start sequence on the I2C bus on the next write to the I2C Transmitter Data Register and clears the *i2_cmplt* bit in the I2C Status Register. After the start sequence and the I2C Transmitter Data Register

contents have been transmitted, the I2C master controller will automatically clear the <u>i2_start</u> bit and then set the *i2_cmplt* bit in the I2C Status Register.

i2 stop

When set, the I2C master controller generates a stop sequence on the I2C bus on the next dummy write (data=don't care) to the I2C Transmitter Data Register and clears the *i2_cmplt* bit in the I2C Status Register. After the stop sequence has been transmitted, the I2C master controller will automatically clear the <u>i2_stop</u> bit and then set the *i2_cmplt* bit in the I2C Status Register.

i2 ackout

When set, the I2C master controller generates an acknowledge on the I2C bus during read cycles. This bit should be used *only* in the I2C *sequential* read operation and *must* remain cleared for all other I2C operations. For I2C sequential read operation, this bit should be set for every single byte received except on the last byte in which case it should be cleared.

i2 enbl

When set, the I2C master interface will be enabled for I2C operations. If clear, reads and writes to all I2C registers are still allowed but no I2C bus operations will be performed.

I2C Status Register

ADDRESS		\$FEF	800A0							
BIT	0 1 2 2 2 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	8 9 9 11 11 12 12 14 15 15 15 15 15 15 15 15 15 15 15 15 15	16 17 18 19 20 20 22 22 23	24	25	26	28	29	30	31
NAME				0	0	0	i2 datin	1 1	i2_ackin	i2_cmplt
OPERATION	READ ZERO	READ ZERO	READ ZERO	Я	Я	2	R	R	R	8
RESET	Х	X	Х	×	×	××	0 PL	0 PL		

i2 datin

This bit is set whenever the I2C master controller has successfully received a byte of read data from an I2C bus slave device. This bit is cleared after the I2C Receiver Data Register is read.

i2_err This bit is set when both <u>i2_start</u> and <u>i2_stop</u> bits in the I2C

Control Register are set at the same time. The I2C master controller will then clear the contents of the I2C Control Register, and further writes to the I2C Control Register will not be allowed until after the I2C Status Register is read. A read

from the I2C Status Register will clear this bit.

i2_ackin This bit is set if the addressed slave device is acknowledged to

either a start sequence or data writes from the I2C master controller and cleared otherwise. The I2C master controller will automatically clear this bit at the beginning of the next valid I2C

operation.

i2_cmplt This bit is set after the I2C master controller has successfully

completed the requested I2C operation and cleared at the beginning of every valid I2C operation. This bit is also set after

power-up.

I2C Transmitter Data Register

ADDRESS		\$FEF	800A8	
BIT	0 1 2 8 4 2 7	8 9 9 11 11 12 13 15 15 15 15 15 15 15 15 15 15 15 15 15	16 17 18 19 20 20 22 22 23	24 25 26 27 27 28 29 30 31
NAME				<u>I2 DATAWR</u>
OPERATION	READ ZERO	READ ZERO	READ ZERO	READ/WRITE
RESET	Х	Х	Х	0 PL

I2 DATAWR

The <u>I2 DATAWR</u> contains the transmit byte for I2C data transfers. If a value is written to <u>I2 DATAWR</u> when the <u>i2 start</u> and <u>i2 enbl</u> bits in the I2C Control Register are set, a start sequence is generated immediately followed by the transmission of the contents of the <u>I2 DATAWR</u> to the responding slave device. The <u>I2 DATAWR[24:30]</u> is the device address, and the <u>I2 DATAWR[31]</u> is the WR/RD bit (0=WRite, 1=ReaD). After a start sequence with <u>I2 DATAWR[31]</u>=0, subsequent writes to the I2C Transmitter Data Register will cause the contents of <u>I2 DATAWR</u> to be transmitted to the responding slave device. After a start sequence with <u>I2 DATAWR[31]</u>=1, subsequent writes to the I2C Transmitter Data Register (data=don't care) will cause the

responding slave device to transmit data to the I2C Receiver Data Register. If a value is written to <u>I2 DATAWR</u> (data=don't care) when the <u>i2 stop</u> and <u>i2 enbl</u> bits in the I2C Control Register are set, a stop sequence is generated.

I2C Receiver Data Register

ADDRESS		\$FEF	800B0	
BIT	0 - 2 8 4 9 7	8 9 9 11 11 11 12 13 14 15 15 15 15 15 15 15 15 15 15 15 15 15	16 17 18 19 20 21 22 23	24 25 26 27 27 28 29 30 31
NAME				I2_DATARD
OPERATION	READ ZERO	READ ZERO	READ ZERO	READ
RESET	X	Х	Х	0 PL

12_DATARD The 12_DATARD contains the receive byte for I2C data transfers. During I2C sequential read operation, the current receive byte must be read before any new one can be brough in. A read of this register will automatically clear the i2_datin bit in the I2C Status Register.

SDRAM Enable and Size Register (Blocks E,F,G,H)

ADDRESS														;	\$FE	EF8	300	CO)													
BIT	0	-	2	3	4	2	9	7	8	6	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
NAME	ram e en	0	0	0	<u>ram e siz0</u>	ram e siz1	ram e siz2	<u>ram e siz3</u>	ų,	0	0	0	ram f siz0	ram f siz1	ram f siz2	ram f siz3	О	0	0	0	ram g siz0	ram g siz1	ram g siz2	ram g siz3	Ч	0	0	0	<u>ram h siz0</u>	ram h siz1	ram h siz2	<u>ram h siz3</u>
OPERATION	RW	R	2	R	R/W	R/W	R/W	R/W	RM	R	R	R	R/W	R/W	R/W	R/W	RW	2	R	R	R/W	R/W	R/W	R/W	RW	Я	R	R	R/W	R/W	R/W	R/W
RESET	0 PL	×	×	×	0 P	0 P	0 P	0 P	O PL	X	×	X	0 P	0 P	d 0	0 P	O PL	X	X		0 P	d 0	0 P	0 P	Td 0	×	X		0 P	0 P	0 P	0 P

Writes to this register must be enveloped by a period of time in which no accesses to SDRAM occur. The requirements of the envelope are that all SDRAM accesses must have completed before the write starts and none

should begin until after the write is done. A simple way to do this is to perform at least two read accesses to this or another register before and after the write.

Additionally, sometime during the envelope, before or after the write, all of the SDRAMs' open pages must be closed and the Hawk's open page tracker reset. The way to do this is to allow enough time for at least one SDRAM refresh to occur by waiting for the 32-bit Counter (see section further on) to increment at least 100 times. The wait period needs to happen during the envelope.

ram e/f/g/h en enables accesses to the corresponding block of SDRAM when set, and disables them when cleared.

Note that <u>ram a/b/c/d en</u> are located at \$FEF80010 (refer to the section on SDRAM Enable and Size Register (Blocks A,B,C,D) in a previous section). They operate the same for blocks A-D as these bits do for blocks E-H.

ram e/f/g/h siz0-3

These control bits define the size of their corresponding block of SDRAM. Note that <u>ram a/b/c/d siz0-3</u> are located at \$FEF80010. They operate identically for blocks A-D as these bits do for blocks E-H. The table associated with the previous section on blocks A,B,C,D shows how these bits relate to the block configuration.

SDRAM Base Address Register (Blocks E/F/G/H)

ADDRESS		\$FEF	800C8	
BIT	0 1 1 1 1 1 1 2 2 2 2 7 7 2 7 7 7 7 7 7 7	8 9 9 11 11 12 12 14 15 15 15 15 15 15 15 15 15 15 15 15 15	16 17 18 19 20 20 22 22 23	24 25 26 27 27 28 29 30 31
NAME	RAM E BASE	RAM F BASE	RAM G BASE	RAM H BASE
OPERATION	READ/WRITE	READ/WRITE	READ/WRITE	READ/WRITE
RESET	0 PL	0 PL	0 PL	0 PL

Writes to this register must be enveloped by a period of time in which no accesses to SDRAM occur. The requirements of the envelope are that all SDRAM accesses must have completed before the write starts and none

should begin until after the write is done. A simple way to do this is to perform at least two read accesses to this or another register before and after the write.

Additionally, sometime during the envelope, before or after the write, all of the SDRAMs' open pages must be closed and the Hawk's open page tracker reset. The way to do this is to allow enough time for at least one SDRAM refresh to occur by waiting for the 32-Bit Counter to increment at least 100 times. The wait period needs to happen during the envelope.

RAM E/F/G/H BASE These control bits define the base address for their block's SDRAM. **RAM E/F/G/H BASE** bits 0-7/8-15/16-23/24-31 correspond to PowerPC60x address bits 0 - 7. For larger SDRAM sizes, the lower significant bits of **RAM E/F/G/H BASE** are ignored. This means that the block's base address will always appear at an even multiple of its size. Remember that bit 0 is MSB.

> Note that **RAM A/B/C/D BASE** are located at \$FEF80018 (refer to the section titled "SDRAM Base Address Register (Blocks A/B/C/D)" for more information). They operate the same for blocks A-D as these bits do for blocks E-H.

Also note that the combination of **RAM X BASE** and ram_x_siz should never be programmed such that SDRAM responds at the same address as the CSR, ROM/Flash, External Register Set, or any other slave on the PowerPC bus.

SDRAM Speed Attributes Register

ADDRESS														,	\$FI	EF8	300	DC)													
BIT	0	1	2	3	4	2	9	7	8	6	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
NAME	0	0	0	<u>cl3</u>	0	trc0	trc1	trc2	0	0	<u>tras0</u>	tras1	0		swr_dpll	tdp	0	0	0	trp	0	0	0	trcd	0	0	0	0	0	0	0	0
OPERATION	~	~	~	R/W	~	R/W	R/W	R/W	2	~	R/W	R/W	~	~	R/W	R/W	R	22	~	R/W	R	~	22	R/W	Z.	~	~	~	~	~	~	~
RESET	×	×	×	1 P	×	0 P	1 P	1 P	×		1 P	1 P	×	×		1 P	×	×		1 P	×	×		1 P	×	×	×	×	×	×	×	×

The SDRAM Speed Attributes Register should be programmed based on the SDRAM device characteristics and the Hawk's operating frequency to ensure reliable operation.

In order for writes to this register to work properly they should be separated from any SDRAM accesses by a refresh before the write and by another refresh after the write. The refreshes serve two purposes: 1) they make sure that all of the SDRAMs are idle ensuring that mode-register-set operations for <u>cl3</u> updates work properly, and 2) they make sure that no SDRAM accesses happen during the write. A simple way to meet theses requirments is to use the following sequence:

- 1. Make sure all accesses to SDRAM are done.
- 2. Wait for the "32-Bit Counter" (refer to section further on) to increment at least 100 times.
- 3. Perform the write/writes to this register (and other SMC registers if desired)
- 4. Wait again for the "32-Bit Counter" to increment at least 100 times before resuming accesses to SDRAM.

cl3

When <u>cl3</u> is cleared, the SMC assumes that the SDRAM runs with a CAS_latency of 2. When <u>cl3</u> is set, the SMC assumes that it runs with a CAS_latency of 3. Note that writing so as to change <u>cl3</u> from 1 to 0 or vice-versa causes the SMC to perform a mode-register-set operation to the SDRAM array. The mode-register-set operation updates the SDRAM's CAS latency to match <u>cl3</u>.

Together <u>trc0,1,2</u> determine the minimum number of clock cycles that the SMC assumes the SDRAM requires to satisfy its Trc parameter. These bits are encoded as follows:

Table 3-16. Trc Encoding

trc0,1,2	Minimum Clocks for Tre
%000	8
%001	9
%010	10
%011	11
%100	reserved
%101	reserved
%110	6
%111	7

tras0,1

Together <u>tras0,1</u> determine the minimum number of clock cycles that the SMC assumes the SDRAM requires to satisfy its tRAS parameter. These bits are encoded as follows:

Table 3-17. tras Encoding

tras0,1	Minimum Clocks for tras
%00	4
%01	5
%10	6
%11	7

swr dpl

<u>swr dpl</u> causes the SMC to always wait until four clocks after the write command portion of a single write before allowing a precharge to occur. This function may not be required. If such is the case, **<u>swr dpl</u>** can be cleared by software.

<u>tdp</u>

tdp determines the minimum number of clock cycles that the SMC assumes the SDRAM requires to satisfy its Tdp parameter. When **tdp** is 0, the minimum time provided for Tdp is 1 clock. When **tdp** is 1, the minimum is 2 clocks.

<u>trp</u> determines the minimum number of clock cycles that the

SMC assumes the SDRAM requires to satisfy its Trp parameter. When <u>trp</u> is 0, the minimum time provided for Trp is 2 clocks.

When **trp** is 1 the minimum is 3 clocks.

<u>trcd</u> determines the minimum number of clock cycles that the

SMC assumes the SDRAM requires to satisfy its Trcd

parameter. When **trcd** is 0, the minimum time provided for Trcd

is 2 clocks. When **trcd** is 1 the minimum is 3 clocks.

Address Parity Error Log Register

ADDRESS		\$FEF800E0																														
BIT	0	1	2	3	4	2	9	7	8	6	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
NAME	log			011	_#1	_tt2	_tt3	_tt4					_ap0	_ap1	_ap2	_ap3								me								
10.1112	apel	0	0	abe	abe	abe	abe	ape	0	0	0	0	ape	abe	abe	ape	0	0	0	0	0	0	0	ape								
OPERATION		R	R	R	R	R	R	R	2	R	Я	R	Ж	R	R	R	2	R	R	R	R	R	R	R/W			RE	AD	ZE	RC)	
RESET	0 P	×	×	0 P	0 P	0 P		0 P	×	×	×	×	d 0	0 P	0 P	0 P	×	×	×	×	×	×	×	0 PL				2	X			

<u>apelog</u> is set when a parity error occurs on the PPC60x address

bus during any PPC60x address cycle (TS_ asserted to AACK_ asserted). It is cleared by writing a one to it or by power-up reset.

ape_tt0-4 ape_tt is the value that was on the TT0-TT4 signals when the
apelog bit was set.

ape_ap0-3 APE_AP is the value that was on the AP0-AP7 signals when the

<u>apelog</u> bit was set.

<u>ape me</u>

When <u>ape me</u> is set, the transition of the <u>apelog</u> bit from false

When <u>ape me</u> is set, the transition of the <u>apelog</u> bit from false to true causes the Hawk to pulse its machine check interrupt request pin (MCHK0_) true. When <u>ape me</u> is cleared, <u>apelog</u> does not affect the MCHK0_ pin.

Address Parity Error Address Register

ADDRESS	\$FEF800E8												
BIT	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1												
NAME	APE_A												
OPERATION	READ ONLY												
RESET	0 PL												

APE_A APE_A is the address of the last PPC60x address bus parity error that was logged by the Hawk. It is updated only when **apelog** goes from 0 to 1.

32-Bit Counter

ADDRESS	\$FEF80100											
BIT	1 2 3 4 4 5 6 6 7 8 8 9 9 10 11 12 13 13 14 14 15 15 15 15 15 15 15 15 15 15 15 15 15											
NAME	<u>CTR32</u>											
OPERATION	READ/WRITE											
RESET	0 PL											

CTR32

CTR32 is a 32-bit, free-running counter that increments once per microsecond if the CLK_FREQUENCY register has been programmed properly. Notice that CTR32 is cleared by power-up and local reset.

Note

When the system clock is a fractional frequency, such as 66.67MHz, CTR32 will count at a fractional amount faster or slower than 1MHz, depending on the programming of the CLK_FREQUENCY Register.

External Register Set

ADDRESS		\$FEF88000 - \$FEF8FFF8																														
BIT	0	1 2 2 3 3 4 4 5 5 6 7 7 8 8 8 9 9 10 11 12 13 13 13 14 15 15 15 15 15 15 15 15 15 15 15 15 15													31																	
NAME												<u>E</u>	XTI	ERI	VAL	. RI	EGI	ST	ER	SE	T											
OPERATION		READ/WRITE																														
RESET		X PL																														

EXTERNAL REGISTER SET The EXTERNAL REGISTER SET is user provided and is external to the Hawk. It is enabled only when the tben en bit is cleared. When the tben en bit is set, the **EXTERNAL REGISTER SET** is disabled and the Hawk does not respond in its range except for the tben register at \$FEF88300.

The tben register (which is internal to Hawk) responds only when **tben en** is set.

The Hawk's *EXTERNAL REGISTER SET* interface is similar to that for ROM/Flash Block A and B. In fact, another name for the External Register Set is ROM/Flash Block C. The differences between Blocks A/B and C are that the following parameters are fixed rather than programmable for Block C.

- 1. The device speed for Block C is fixed at 11 Clocks.
- 2. The width for Block C is fixed at 64 bits.
- 3. The address range for Block C is fixed at \$FEF88000-\$FEF8FFF8 (\$FEF98000-\$FEF9FFF8 when Hawk is configured for the alternate CSR base address).
- 4. Block C is never used for reset vectors.
- 5. Block C is always enabled unless the tben_en bit is set.
- 6. Writes to Block C cannot be disabled.

Note

The fact that the assumed width is 64 bits does not require that all 64 bits have to be used. The system designer can connect the needed width device to the bits desired for the application. Devices less than 64 bits will cause holes for addresses corresponding to non-connected bits.

tben Register

ADDRESS		\$FEF88300																														
BIT	0	-	2	3	4	2	9	7	æ	6	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
NAME	0	0	p1_tben	p0 tben	0	0	0	0																								
OPERATION		Z.	R/W	R/W	Z.	R	R	R			RE	AD	ZE	RC)				RE	AD	ZE	RC)				RE	ΑD	ZE	RC)	
RESET	×	×	1 PL	1 PL	×	×	×	X)	X)	X								X			

The tben Register is only enabled when the <u>tben en</u> bit in the Revision ID/General Control Register is set. When <u>tben en</u> is cleared, the External Register Set interface is enabled and appears in its designated range. When <u>tben en</u> is set, the External Register Set interface is disabled and the SMC does not respond to accesses in its designated range except that it responds to the address of this, tben register.

p1 tben

When the <u>tben_en</u> bit is set, the L2CLM_input pin becomes the P1_TBEN output pin and it tracks the value on <u>p1_tben</u>. When <u>p1_tben</u> is 0, the P1_TBEN pin is low and when <u>p1_tben</u> is 1, the P1_TBEN pin is high.

When the **then en** bit is cleared, **p1 then** has no effect on any pin.

p0 tben

When the <u>tben en</u> bit is set, the ERCS_ output pin becomes the P1_TBEN output pin and it tracks the value on <u>p0 tben</u>. When <u>p0 tben</u> is 0, the P0_TBEN pin is low and when <u>p1_tben</u> is 1, the P0_TBEN pin is high.

When the **tben en** bit is cleared, **p0 tben** has no effect on any pin.

Note that when <u>then en</u> is high, L2CLM_cannot be driven by an external L2 cache controller and no External Register Set devices can be controlled.

Software Considerations

This section contains information that will be useful in programming a system that uses the Hawk.

Programming ROM/Flash Devices

Those who program devices to be controlled by the Hawk should make note of the address mapping that is shown in Table 3-7 and in Table 3-8. For example, when using 8-bit devices, the code will be split so that every other 4-byte segment goes in each device.

Writing to the Control Registers

Software should not change control register bits that affect SDRAM operation while SDRAM is being accessed. Because of pipelining, software should always make sure that the two accesses before and after the updating of critical bits are not SDRAM accesses. A possible scenario for trouble would be to execute code out of SDRAM while updating the critical SDRAM control register bits. The preferred method is to be executing code out of ROM/Flash and avoiding SDRAM accesses while updating these bits.

Some registers have additional requirements for writing. For more information refer to the register sections in this chapter titled "SDRAM Enable and Size Register (Blocks A,B,C,D)", "SDRAM Base Address Register (Blocks A/B/C/D)", "SDRAM Enable and Size Register (Blocks E,F,G,H)", "SDRAM Base Address Register (Blocks E/F/G/H)", and "SDRAM Speed Attributes Register."

Since software has no way of controlling refresh/scrub accesses to SDRAM, the hardware is designed so that updating control bits coincidentally with refreshes is not a problem.

As with SDRAM control bits, software should not change control bits that affect ROM/Flash while the affected Block is being accessed. This generally means that the ROM/Flash size, base address, enable, write enable, etc. are changed only while executing initially in the reset vector area (\$FFF00000 - \$FFFFFFFF).

Initializing SDRAM Related Control Registers

In order to establish proper SDRAM operation, software must configure control register bits in Hawk that affect each SDRAM block's speed, size, base address, and enable. The SDRAM speed attributes are the same for all blocks and are controlled by one 32-bit register. The size, base address and enable can be different for each block and are controlled in individual 8-bit registers.

SDRAM Speed Attributes

The SDRAM speed attributes come up from power-up reset initialized to the slowest settings that Hawk is capable of. This allows SDRAM accesses to be performed before the SDRAM speed attributes are known. An example of a need for this is when software requires some working memory that it can use while gathering and evaluating SDRAM device data from serial EEPROM's. Once software knows the SDRAM speed parameters for all blocks, it should discontinue accessing SDRAM for at least one refresh period before and after it programs the SDRAM speed attribute bits.

SDRAM Size

The SDRAM size control bits come up from power-up reset cleared to zero. Once software has determined the correct size for an SDRAM block, it should set the block's size bits to match. The value programmed into the size bits tells the Hawk how big the block is (for map decoding), and how to translate that block's 60x addresses to SDRAM addresses. Programming a block's size to non-zero also allows it to participate in scrubbing if scrubbing is enabled.

After software programs the size bits, it should wait for a refresh to happen before beginning to access SDRAM.

I2C EEPROMs

Most of the information needed to program the SDRAM speed attributes and size is provided by EEPROM devices that are connected to Hawk's I2C bus. The EEPROM devices contain data in a specific format called Serial Presence Detect (SPD).

Board designers can implement one EEPROM for each of Hawk's SDRAM blocks or they can implement one EEPROM for several such blocks. When using DIMMs, the board designer can use the EEPROM that is provided on the DIMM.

I2C EEPROMs that are used for SPD can be wired to appear at one of 8 different device locations. Board designers should establish an I2C EEPROM addressing scheme that will allow software to know which I2C address to use to find information for each SDRAM block. For example, hardware could always place the I2C EEPROM for SDRAM block A at the first address, block B at the second, etc. Whatever addressing scheme is used should also deal with cases where multiple blocks are described by one I2C EEPROM.

SDRAM Base Address and Enable

Each block needs to be programmed for a unique base address that is an even multiple of its size. Once a block's speed attributes, size, and base address have been programmed and time for at least one refresh has passed, it can be enabled.

SDRAM Control Registers Initialization Example

The following is a possible sequence for initializing SDRAM control registers:

1. Get a small piece of SDRAM for software to use for this routine (optional).

This routine assumes that SDRAM related control bits are still at the power-up-reset default settings. We will use a small enough piece of SDRAM that the address signals that are affected by SDRAM size will not matter.

For each SDRAM block:

- a. Set the block's base address to some even multiple of 32Mbytes (refer to the section titled SDRAM Base Address Register (Blocks A/B/C/D) for more information.)
- b. Set the block's size to 4Mx16 and enable it (refer to the section titled SDRAM Enable and Size Register (Blocks A,B,C,D) for more information.)

- c. Test the first 1Mbyte of the block.
- d. If the test fails, disable the block, clear its size to 0Mbyutes, disable it and then repeat steps 1 through 5 with the next block. If the test passes, go ahead and use the first 1M of the block.
- 2. Using the I2C bus, determine which memory blocks are present. Using the addressing scheme established by the board designer, probe for SPD's to determine which blocks of SDRAM are present. SPD byte 0 could be used to determine SPD presence. SPD Byte 5 indicates the number of SDRAM blocks that belong to an SPD.
- 3. Obtain the CAS latency information for all blocks that are present to determine whether to set or to clear the <u>cl3</u> bit. For each SDRAM block that is present:
 - a. Check SPD byte 18 to determine which CAS latencies are supported.
 - b. If a CAS latency of 2 is supported, then go to step 3. Otherwise, a CAS latency of 3 is all that is supported for this block.
 - c. If a CAS latency of 2 is supported, check SPD byte 23 to determine the CAS_latency _2 cycle time. If the CAS_latency_2 cycle time is less than or equal to the period of the system clock then this block can operate with a CAS latency of 2. Otherwise a CAS latency of 3 is all that is supported for this block. If any block does not support a CAS latency of 2, then cl3 is to be set. If all of the blocks support a CAS latency of 2, then the cl3 bit is to be cleared.
 - Do not update the <u>cl3</u> bit at this point. You will use the information from this step later.
- 4. Determine the values to use for <u>tras</u>, <u>trp</u>, <u>trcd</u>, and <u>trc</u>
 The values to use for <u>tras</u>, <u>trp</u>, <u>trcd</u> and <u>trc</u> can be obtained from the SPD. The <u>tras</u> bits determine the minimum tRAS time produced by the Hawk. The <u>trp</u> bit determines the minimum tRP time produced by the Hawk, etc. Each set of bits should accommodate the slowest block of SDRAM. The SPD parameters are specified in nanoseconds and have to be converted to 60x clock periods for the Hawk.

Use the following table to convert SPD bytes 27, 29 and 30 to the correct values for **tras, trp, trcd** and **trc**.

Do not actually update these bits in the Hawk at this time. You will use the information from this step later.

Table 3-18. Deriving <u>tras, trp, trcd</u> and <u>trc</u> Control Bit Values from SPD Information

Control Bits	Parameter	Parameter Expressed in CLK Periods	Possible Control Bit Values							
\$FEF800D1 bits 2,3 (<u>tras</u>)	tRAS (SPD Byte 30)	tRAS_CLK = tRAS/T (T = CLK Period in nanoseconds) See Notes 1, 2 and 9	0.0 < tRAS_CLK <= 4.0 4.0 < tRAS_CLK <= 5.0 5.0 < tRAS_CLK <= 6.0 6.0 < tRAS_CLK <= 7.0 7.0 < tRAS_CLK	<u>tras</u> =%00 <u>tras</u> =%01 <u>tras</u> =%10 <u>tras</u> =%11 Illegal						
\$FEF800D2 bit 3 (trp)	tRP (SPD Byte 27)	tRP_CLK = tRP/T (T = CLK Period in nanoseconds) See Notes 3, 4 and 9	0.0 < tRP_CLK <= 2 2.0 < tRP_CLK <= 3 3 < tRP_CLK	<u>trp</u> =%0 <u>trp</u> =%1 Illegal						
\$FEF800D2 bit 7 (trcd)	tRCD (SPD Byte 29)	tRCD_CLK = tRCD/T (T = CLK Period in nanoseconds) See Notes 5, 6 and 9	0.0 < tRCD_CLK <= 2 2.0 < tRCD_CLK <= 3 3 < tRCD_CLK	trcd =%0 trcd =%1 Illegal						

Table 3-18. Deriving <u>tras, trp, trcd</u> and <u>trc</u> Control Bit Values from SPD Information

Control Bits	Parameter	Parameter Expressed in CLK Periods	Possible Control	Bit Values
			0.0 < tRC_CLK <= 6.0	<u>trc</u> =%110
			6.0 < tRC_CLK <= 7.0	<u>trc</u> =%111
\$FEF800D0	tRC	tRC_CLK = (tRAS +	7.0 < tRC_CLK <= 8.0	<u>trc</u> =%000
bits 5,6,7 (<u>trc</u>)	(SPD Bytes 30 and 27)	tRP)/T $(T = CLK Period)$	8.0 < tRC_CLK <= 9.0	<u>trc</u> =%001
		in nanoseconds) See Notes 7, 8 and 9	9.0 < tRC_CLK <= 10.0	<u>trc</u> =%010
			10.0 < tRC_CLK <= 11.0	<u>trc</u> =%011
			11.0 < tRC_CLK	illegal

Note

- 1. Use tRAS from the SDRAM block that has the slowest tRAS.
- 2. tRAS_CLK is tRAS expressed in CLK periods.
- 3. Use tRP from the SDRAM block that has the slowest tRP.
- 4. tRP_CLK is tRP expressed in CLK periods.
- 5. Use tRCD from the SDRAM block that has the slowest tRCD.
- 6. tRCD_CLK is tRCD expressed in CLK periods.
- 7. Use tRC from the SDRAM block that has the slowest tRC.
- 8. tRC_CLK is tRC expressed in CLK periods.
- 9. Remember that CLK is the Hawk's 60x clock input pin.

5. Determine the size for each block that is present.

(Do not actually program the Hawk's size bits at this point. You use this information to program them later.)

Each block's size can be determined using the following algorithm:

- a. Calculate the number of rows in each device using SPD byte 3. If the number of rows is *ROWS* and the value in SPD byte 3 is R, then $ROWS=2^R$.
- b. Calculate the number of columns in each device using SPD byte
 4. If the number of columns is *COLUMNS* and the value in SPD byte 4 is *C*, then
 COLUMNS=2^C.
- c. Calculate the total number of addresses within each device. If the total number of addresses in a device is *A*, then *A*=*ROWS X COLUMNS*
- d. Calculate the total number of locations in the block using the results of step 3 and SPD byte 17. If the total number of locations in the block is *L*, and the value in byte 17 is 4, then

$$L = A \times 4$$

or
 $L = 2^R \times 2^C \times 4$
(Note that the Hawk only works if byte 17 is 4).

- e. Obtain the primary device width from SPD byte 13.
- f. Determine the size bits based on the results of steps d and e using the following table:

Block Size ³ Total Number **Primary** Value to be Device Width ² of Locations programmed within the into the Block (L) 1 Block's ram_x_siz bits 32Mbytes 4M 16 %0001 8M 8 64Mbytes %0010 8M 16 64Mbytes %0011 4 16M 128Mbytes %0100 8 16M 128Mbytes %0101 16M 16 128Mbytes %0110 32M 4 256Mbytes %0111 32M 256Mbytes 8 %1000 64M 512Mbytes %1001

Table 3-19. Programming SDRAM SIZ Bits

Notes

- 1. Total Number of block Locations (L) is $2^R \times 2^C \times 4$ where R is the value in SPD byte 3 and C is the value in SPD byte 4.
- 2. Primary Device Width is from SPD byte 13.
- 3. Block Size is the total number of block locations (L) x 8 bytes.
- 4. ram_x_siz refers to ram_a_siz, ram_b_siz, ram_c_siz, etc. (Refer to the sections titled "SDRAM Enable and Size Register (Blocks A,B,C,D)" and "SDRAM Enable and Size Register (Blocks E,F,G,H)" for more information.)
- 6. Make sure the software is no longer using SDRAM, and disable the block that was being used.
- 7. Wait for at least one SDRAM refresh to complete. A simple way to do this is to wait for the 32-bit counter to increment at least 100 times. (Refer to the section titled "32-Bit Counter" for more

- information). Note that the <u>refdis</u> control bit must not be set in the ECC Control Register.
- 8. Now that at least one refresh has occurred since SDRAM was last accessed, it is okay to write to the SDRAM control registers.
 - a. Program the SDRAM Speed Attributes Register using the information obtained in steps 3 and 4 and the fact that the **swr dp** and **tdp** bits should be set to 1's.
 - b. Program the SDRAM Base Address Register (Blocks A/B/C/D) and the SDRAM Base Address Register (Blocks E/F/G/H). Each block's base address should be programmed so that it is an even multiple of its size. (The size information was obtained in step 5). If the <u>isa hole</u> bit is to be set this may be a good time to do that also. Refer to the "Revision ID/General Control Register" section for more information.
 - c. Program the SDRAM Enable and Size Register (Blocks A,B,C,D) and the SDRAM Enable and Size Register (Blocks E,F,G,H). Use the information from step 5 for this. Only those blocks that exist should be enabled. Also, only those that exist should be programmed with a non-zero size.
- 9. Wait for at least one SDRAM refresh to complete. A simple way to do this is to wait for the 32-bit counter to increment at least 100 times (refer to the section on the 32-Bit Counter for more information). Note that the <u>refdis</u> control bit must not be set in the ECC Control Register.
- 10. SDRAM is now ready to use.

Optional Method for Sizing SDRAM

Generally SDRAM block sizes can be determined by using SPD information (refer to the previous section on SDRAM Control Registers Initialization Example). Another method for accomplishing this is as follows:

1. Initialize the SMC's control register bits to a known state.

- a. Clear the isa_hole bit (refer to the section titled "Vendor/Device Register" for more information.)
- b. Make sure the "CLK Frequency Register" matches the operating frequency.
- c. Wait for at least one SDRAM refresh to complete. A simple way to do this is to wait for the 32-bit counter to increment at least 100 times (refer to the section on "32-Bit Counter" for more information). Note that the <u>refdis</u> control bit must not be set in the ECC Control Register.
- d. Make sure that the SDRAM Speed Attributes Register contains its power-up reset values. If not, make sure that the values match the actual characteristics of the SDRAM being used.
- e. Make sure the following bits are initialized as follows:

refdis = 0

 $\mathbf{rwcb} = 0$

derc = 1

scien = 0

 $d\underline{pien} = 0$

sien = 0

mien = 0

 $mbe_me = 0$

SCRUB FREQUENCY = \$00

(Refer to the ECC Control Register section and the Scrub/Refresh Register section for more information).

- f. Make sure that ROM/Flash banks A and B are not enabled to respond in the range \$00000000 \$20000000. (Refer to the section on ROM A Base/Size Register and ROM B Base/Size Register for more information.)
- g. Make sure that no other devices are set up to respond in the range \$00000000 \$20000000.
- 2. For each of the Blocks A through H:
 - a. Set the block's base address to \$00000000. Refer to the sections titled "SDRAM Base Address Register (Blocks A/B/C/D)" and "SDRAM Enable and Size Register (Blocks E,F,G,H)."

- Enable the block and make sure that the other seven blocks are disabled. Refer to the same sections as referenced in the previous step.
- c. Set the block's size control bits. Start with the largest possible (512Mbytes). Refer to the same sections as referenced in the previous step.
- d. Wait for at least one SDRAM refresh to complete.
- e. Write a unique 64-bit data pattern to each one of a specified list of addresses. The list of addresses to be written varies depending on the size that is currently being checked. The address lists are shown in the table below.
- f. Read back all of the addresses that have been written. If all of the addresses still contain exactly what was written, then the block's size has been found. It is the size for which it is currently programmed. If any of the addresses do not contain exactly what was written, then the block's memory size is less than that for which it is programmed. Sizing needs to continue for this block by programming its control bits to the next smaller size, waiting for at least one refresh to complete, and repeating steps e and f.
- g. If no match is found for any size then the block is unpopulated and has a size of 0MB. Its size should be programmed to 0.

512MB 256MB 256MB 128MB 128MB 128MB $(16Mx4)^{1}$ $(16Mx8)^{1}$ (64Mx4)(32Mx8)(32Mx4)(16Mx16)\$00000000 \$00000000 \$0000000 \$0000000 \$0000000 \$0000000 \$04000000 \$0008000 \$00004000 \$00008000 \$00004000 \$00004000 \$10000000 \$08000000 64MB 64MB 32MB $(8Mx16)^2$ $(8Mx8)^2$ $(4Mx16)^3$

\$00000000

\$00001000

Table 3-20. Address Lists for Different Block Size Checks

Notes

\$0000000

\$00002000

\$0000000

\$00002000

- 1. 16Mx8 and 16Mx4 are the same. If the real size is either one of these, this algorithm will program for 16Mx8 regardless of whether the SDRAM size is 16Mx8 or 16Mx4. This is not a problem because the Hawk behaves identically when programmed for either size.
- 2. 8Mx16 and 8Mx8 are the same. The same idea that applies to 16Mx8 and 16Mx4 applies to them.
- 3. This needed only to check for non-zero size.
- 3. Wait enough time to allow at least 1 SDRAM refresh to occur before beginning any SDRAM accesses.

ECC Codes

When the Hawk reports a single-bit error, software can use the syndrome that was logged by the Hawk to determine which bit was in error. Table 3-20 shows the syndrome for each possible single bit error. Table 3-21 shows the same information ordered by syndrome.

Table 3-21. Syndrome Codes Ordered by Bit in Error

Bit	Syndrome								
rd0	\$4A	rd16	\$92	rd32	\$A4	rd48	\$29	ckd0	\$01
rd1	\$4C	rd17	\$13	rd33	\$C4	rd49	\$31	ckd1	\$02
rd2	\$2C	rd18	\$0B	rd34	\$C2	rd50	\$B0	ckd2	\$04
rd3	\$2A	rd19	\$8A	rd35	\$A2	rd51	\$A8	ckd3	\$08
rd4	\$E9	rd20	\$7A	rd36	\$9E	rd52	\$A7	ckd4	\$10
rd5	\$1C	rd21	\$07	rd37	\$C1	rd53	\$70	ckd5	\$20
rd6	\$1A	rd22	\$86	rd38	\$A1	rd54	\$68	ckd6	\$40
rd7	\$19	rd23	\$46	rd39	\$91	rd55	\$64	ckd7	\$80
rd8	\$25	rd24	\$49	rd40	\$52	rd56	\$94		
rd9	\$26	rd25	\$89	rd41	\$62	rd57	\$98		
rd10	\$16	rd26	\$85	rd42	\$61	rd58	\$58		
rd11	\$15	rd27	\$45	rd43	\$51	rd59	\$54		
rd12	\$F4	rd28	\$3D	rd44	\$4F	rd60	\$D3		
rd13	\$0E	rd29	\$83	rd45	\$E0	rd61	\$38		
rd14	\$0D	rd30	\$43	rd46	\$D0	rd62	\$34		
rd15	\$8C	rd31	\$23	rd47	\$C8	rd63	\$32		

Table 3-22. Single Bit Errors Ordered by Syndrome Code

Syn-	Bit														
drome															
\$00	-	\$20	ckd5	\$40	ckd6	\$60	-	\$80	ckd7	\$A0	-	\$C0	-	\$E0	rd45
\$01	ckd0	\$21	-	\$41	-	\$61	rd42	\$81	-	\$A1	rd38	\$C1	rd37	\$E1	-
\$02	ckd1	\$22	-	\$42	-	\$62	rd41	\$82	-	\$A2	rd35	\$C2	rd34	\$E2	-
\$03	-	\$23	rd31	\$43	rd30	\$63	-	\$83	rd29	\$A3	-	\$C3	-	\$E3	-
\$04	ckd2	\$24	-	\$44	-	\$64	rd55	\$84	-	\$A4	rd32	\$C4	rd33	\$E4	-
\$05	-	\$25	rd8	\$45	rd27	\$65	-	\$85	rd26	\$A5	-	\$C5	-	\$E5	-
\$06	-	\$26	rd9	\$46	rd23	\$66	-	\$86	rd22	\$A6	-	\$C6	-	\$E6	-
\$07	rd21	\$27	-	\$47	-	\$67	-	\$87	-	\$A7	rd52	\$C7	-	\$E7	-
\$08	ckd3	\$28	-	\$48	-	\$68	rd54	\$88	-	\$A8	rd51	\$C8	rd47	\$E8	-
\$09	-	\$29	rd48	\$49	rd24	\$69	-	\$89	rd25	\$A9	-	\$C9	-	\$E9	rd4
\$0A	-	\$2A	rd3	\$4A	rd0	\$6A	-	\$8A	rd19	\$AA	-	\$CA	-	\$EA	-
\$0B	rd18	\$2B	-	\$4B	-	\$6B	-	\$8B	-	\$AB	-	\$CB	-	\$EB	-
\$0C	-	\$2C	rd2	\$4C	rd1	\$6C	-	\$8C	rd15	\$AC	-	\$CC	-	\$EC	-
\$0D	rd14	\$2D	-	\$4D	-	\$6D	-	\$8D	-	\$AD	-	\$CD	-	\$ED	-
\$0E	rd13	\$2E	-	\$4E	-	\$6E	-	\$8E	-	\$AE	-	\$CE	-	\$EE	-
\$0F	-	\$2F	-	\$4F	rd44	\$6F	-	\$8F	-	\$AF	-	\$CF	-	\$EF	-
\$10	ckd4	\$30	-	\$50	-	\$70	rd53	\$90	-	\$B0	rd50	\$D0	rd46	\$F0	-
\$11	-	\$31	rd49	\$51	rd43	\$71	-	\$91	rd39	\$B1	-	\$D1	-	\$F1	-
\$12	-	\$32	rd63	\$52	rd40	\$72	-	\$92	rd16	\$B2	-	\$D2	-	\$F2	-
\$13	rd17	\$33	-	\$53	-	\$73	-	\$93	-	\$B3	-	\$D3	rd60	\$F3	-
\$14	-	\$34	rd62	\$54	rd59	\$74	-	\$94	rd56	\$B4	-	\$D4	-	\$F4	rd12
\$15	rd11	\$35	-	\$55	-	\$75	-	\$95	-	\$B5	-	\$D5	-	\$F5	-
\$16	rd10	\$36	-	\$56	-	\$76	-	\$96	-	\$B6	-	\$D6	-	\$F6	-
\$17	-	\$37	-	\$57	-	\$77	-	\$97	-	\$B7	-	\$D7	-	\$F7	-
\$18	-	\$38	rd61	\$58	rd58	\$78	-	\$98	rd57	\$B8	-	\$D8	-	\$F8	-
\$19	rd7	\$39	-	\$59	-	\$79	-	\$99	-	\$B9	-	\$D9	-	\$F9	-
\$1A	rd6	\$3A	-	\$5A	-	\$7A	rd20	\$9A	-	\$BA	-	\$DA	-	\$FA	-
\$1B	-	\$3B	-	\$5B	-	\$7B	-	\$9B	-	\$BB	-	\$DB	-	\$FB	-
\$1C	rd5	\$3C	-	\$5C	-	\$7C	-	\$9C	-	\$BC	-	\$DC	-	\$FC	-
\$1D	-	\$3D	rd28	\$5D	-	\$7D	-	\$9D	-	\$BD	-	\$DD	-	\$FD	-
\$1E	-	\$3E	-	\$5E	-	\$7E	-	\$9E	rd36	\$BE	-	\$DE	-	\$FE	-
\$1F	-	\$3F	-	\$5F	-	\$7F	-	\$9F	-	\$BF	-	\$DF	-	\$FF	-

Introduction

This chapter contains additional programming details.

Hawk MPIC External Interrupts

The PPMC750-2xxx Hawk MPIC is fully compliant with the Multi-Processor Interrupt Controller Specification. The PPMC750-2xxx adds the 21143 Ethernet device to PMC INTB# (IRQ10). The Hawk MPIC external interrupt assignments for PPMC750-2xxx is shown in the follwing table. Following a power-up reset, the MPIC is configured to operate in the parallel interrupt delivery mode on the PPMC750-2xxx series:

Table 4-1. MPIC Interrupt Assignments

MPIC IRQ	Edge/ Level	Polarity	Interrupt Source	Notes
IRQ0			HOSTINT0	2
IRQ1	Level	Low	TL16C550 UART	
IRQ2	Level	Low	DEBUGINT_L	3
IRQ3	Level	Low	Hawk WDT1O_L	
IRQ4			Reserved	
IRQ5	Level	Low	ABORT_L	
IRQ6			HOSTINT1	2
IRQ7			HOSTINT2	2
IRQ8			HOSTINT3	2
IRQ9	Level	Low	PMC INTA#	1
IRQ10	Level	Low	PMC INTB# 21143 Ethernet Device	1

Table 4-1. MPIC Interrupt Assignments (Continued)

MPIC IRQ	Edge/ Level	Polarity	Interrupt Source	Notes
IRQ11	Level	Low	PMC INTC#	1
IRQ12	Level	Low	PMC INTD#	1
IRQ13	N/A	N/A	Not used	
IRQ14	N/A	N/A	Not used	
IRQ15	N/A	N/A	Not used	

Notes:

- 1. Unmask these interrupt inputs for System Controller Mode only.
- 2. These are general purpose interrupts from the host board routed through the P14 connector. Edge/level and polarity settings are programmable depending on the requirements of the host board.
- 3. Interrupt routed from Debug header.

Exceptions

Sources of Reset

There are five potential sources of reset on the PPMC750-2xxx series. They are:

- 1. Power-On Reset
- 2. PMC PCI RST#
- 3. Watchdog Timer Reset via the Hawk Watchdog 2 Timer output
- 4. Software generated Module Reset
- 5. RESET_L signal from the debug header

Each source of reset will result in a reset of the processor, Hawk ASIC and all other onboard logic. The PMC RESETOUT_L pin will also be activated by all reset sources except the PMC PCI RST# input.

Soft Reset

Software can assert the SRESET# pin of the processor by appropriately programming the P0 bit in the Processor Init Register of the Hawk MPIC.

CPU Reset

The Hawk SRST1_L output is connected to the CPU reset logic. Setting the P1 bit in the Hawk Processor Init register will result in the local processor being held in reset. Clearing the P1 bit will release the reset. This feature can be used by a processor on the host board to disable the local processor while the host processor programs the Bank A onboard FLASH.

Error Notification and Handling

The Hawk ASIC can detect certain hardware errors and can be programmed to report these errors via the MPIC interrupts or Machine Check Interrupt. The following table summarizes how the hardware errors are handled by the PPMC750-2xxx series:

Table 4-2. Error Notification and Handling

Cause	Action
Single-bit ECC	Store: Write corrected data to memory Load: Present corrected data to the MPC master Generate interrupt via MPIC if so enabled
Double-bit ECC	Store: Terminate the bus cycle normally without writing toSDRAM Load: Present un-corrected data to the MPC master Generate interrupt via MPIC if so enabled Generate Machine Check Interrupt to the Processor(s) if so enabled
MPC Bus Time Out	Store: Discard write data and terminate bus cycle normally Load: Present undefined data to the MPC master Generate interrupt via MPIC if so enabled Generate Machine Check Interrupt to the Processor(s) if so enabled
PCI Target Abort	Store: Discard write data and terminate bus cycle normally Load: Return all 1's and terminate bus cycle normally Generate interrupt via MPIC if so enabled Generate Machine Check Interrupt to the Processor(s) if so enabled
PCI Master Abort	Store: Discard write data and terminate bus cycle normally Load: Return all 1's and terminate bus cycle normally Generate interrupt via MPIC if so enabled Generate Machine Check Interrupt to the Processor(s) if so enabled
PERR# Detected	Generate interrupt via MPIC if so enabled Generate Machine Check Interrupt to the Processor(s) if so enabled
SERR# Detected	Generate interrupt via MPIC if so enabled Generate Machine Check Interrupt to the Processor(s) if so enabled

Endian Issues

The PPMC750-2xxx series supports both little endian software and bigendian software. Because the PowerPC processor is inherently big endian, and PCI is inherently little-endian, it is easy to misinterpret the processing scheme. For that reason, provisions have been made to accommodate the handling of endian issues within the PPMC750-2xxx. The following figures shows how the PPMC750-2xxx series handles the endian issue in big-endian and little-endian modes:




Figure 4-1. Big-Endian Mode




Figure 4-2. Little-Endian Mode

Processor/Memory Domain

The MPC750 processor can operate in both big-endian and little-endian mode. However, it always treats the external processor/memory bus as big-endian by performing *address rearrangement and reordering* when running in little-endian mode.

The MPIC registers inside the Hawk, the registers inside the SMC, the SDRAM, the ROM/FLASH and the system registers always appear as bigendian.

MPIC's Involvement

Since PCI is little-endian, the MPIC performs byte swapping in both directions (from PCI to memory and from the processor to PCI) to maintain address invariance when it is programmed to operate in bigendian mode with the processor and the memory sub-system.

In little-endian mode, it *reverse-rearranges* the address for PCI-bound accesses and *rearranges* the address for memory-bound accesses (from PCI). In this case, no byte swapping is done.

PCI Domain

The PCI bus is inherently little-endian and all devices connected directly to PCI will operate in little-endian mode, regardless of the mode of operation in the processor's domain.

1

Related Documentation



Motorola Computer Group Documents

The Motorola publications listed below are referenced in this manual. You can obtain paper or electronic copies of Motorola Computer Group publications by:

- □ Contacting your local Motorola sales office.
- □ Visiting Motorola Computer Group's World Wide Web literature site, http://www.mcg.mot.com/literature.

Table A-1. Motorola Computer Group Documents

Document Title	Publication Number
PPMC750 Extended Processor PMC Module Installation and Use	PPMC750XTA/IH
PPMC750 Extended Processor PMC Module Programmer's Reference Guide (this manual)	PPMC750XTA/PG
PPCBug Firmware Package User's Manual (Parts 1 and 2)	PPCBUGA1/UM
	PPCBUGA2/UM
PPCBug Diagnostics Manual	PPCDIAA/UM

Manufacturers' Documents

For additional information, refer to the following table for manufacturers' data sheets or user's manuals. As an additional help, a source for the listed document is also provided. Please note that, while these sources have been verified, the information is subject to change without notice.

Table A-2. Manufacturers' Documents

Document Title and Source	Publication Number
PowerPC 750 TM RISC Microprocessor Technical Summary Literature Distribution Center for Motorola Telephone: 1-800- 441-2447 FAX: (602) 994-6430 or (303) 675-2150 E-mail: ldcformotorola@hibbertco.com	MPC750/D
PowerPC 750 TM RISC Microprocessor User's Manual Literature Distribution Center for Motorola Telephone: 1-800- 441-2447 FAX: (602) 994-6430 or (303) 675-2150 E-mail: ldcformotorola@hibbertco.com	MPC750UM/AD
OR IBM Microelectronics Mail Stop A25/862-1 PowerPC Marketing 1000 River Street Essex Junction, Vermont 05452-4299 Telephone: 1-800-PowerPC Telephone: 1-800-769-3772 FAX: 1-800-POWERfax FAX: 1-800-769-3732	MPR750UMU-01
PowerPC TM Microprocessor Family: The Programming Environments Literature Distribution Center for Motorola Telephone: 1-800- 441-2447 FAX: (602) 994-6430 or (303) 675-2150 E-mail: ldcformotorola@hibbertco.com OR	MPCFPE/AD
IBM Microelectronics Mail Stop A25/862-1 PowerPC Marketing 1000 River Street Essex Junction, Vermont 05452-4299 Telephone: 1-800-PowerPC Telephone: 1-800-769-3772 FAX: 1-800-POWERfax FAX: 1-800-769-3732	MPRPPCFPE-01

Table A-2. Manufacturers' Documents (Continued)

Document Title and Source	Publication Number
TL16C550C UART	SLLS177E
Texas Instruments	
P.O. Box 655303	
Dallas, Texas 75265	
web: www.ti.com	

Related Specifications

For additional information, refer to the following table for related specifications. As an additional help, a source for the listed document is also provided. Please note that in many cases, the information is preliminary and the revision levels of the documents are subject to change without notice.

Table A-3. Related Specifications

Document Title and Source	Publication Number
VITA 32-199x Specification - Processor PMC Standard VITA (VMEbus International Trade Association) 7825 E. Gelding Drive, Suite 104 Scottsdale, Arizona 85260-3415 Telephone: (602) 951-8866 FAX: (602) 951-0720	ANSI/VITA32-199x
IEEE - Common Mezzanine Card Specification (CMC) Institute of Electrical and Electronics Engineers, Inc. Publication and Sales Department 345 East 47th Street New York, New York 10017-21633 Telephone: 1-800-678-4333	P1386 Draft 2.0
IEEE - PCI Mezzanine Card Specification (PMC) Institute of Electrical and Electronics Engineers, Inc. Publication and Sales Department 345 East 47th Street New York, New York 10017-21633 Telephone: 1-800-678-4333	P1386.1 Draft 2.0
Peripheral Component Interconnect (PCI) Local Bus Specification, Revision 2.0 PCI Special Interest Group P.O. Box 14070 Portland, Oregon 97214-4070 Marketing/Help Line Telephone: (503) 696-6111 Document/Specification Ordering Telephone: 1-800-433-5177or (503) 797-4207 FAX: (503) 234-6762	PCI Local Bus Specification

Table A-3. Related Specifications (Continued)

Document Title and Source	Publication Number
PowerPC Reference Platform (PRP) Specification, Third Edition, Version 1.0, Volumes I and II International Business Machines Corporation Power Personal Systems Architecture 11400 Burnet Rd. Austin, TX 78758-3493 Document/Specification Ordering Telephone: 1-800-PowerPC Telephone: 1-800-769-3772 Telephone: 708-296-9332	MPR-PPC-RPU-02
PowerPC Microprocessor Common Hardware Reference Platform A System Architecture (CHRP), Version 1.0 Literature Distribution Center for Motorola Telephone: 1-800- 441-2447 FAX: (602) 994-6430 or (303) 675-2150 E-mail: ldcformotorola@hibbertco.com OR AFDA, Apple Computer, Inc. P. O. Box 319 Buffalo, NY 14207 Telephone: 1-800-282-2732 EAN. (716) 871-6511	
FAX: (716) 871-6511 OR IBM 1580 Route 52, Bldg. 504 Hopewell Junction, NY 12533-7531 Telephone: 1-800-PowerPC OR Morgan Kaufmann Publishers, Inc. 340 Pine street, Sixth Floor San Francisco, CA 94104-3205, USA Telephone: (413) 392-2665 FAX: (415) 982-26651	

Table A-3. Related Specifications (Continued)

Document Title and Source	Publication Number
Interface Between Data Terminal Equipment and Data Circuit-Terminating Equipment Employing Serial Binary Data Interchange (EIA-232-D)	ANSI/EIA-232-D Standard
Electronic Industries Association	
Engineering Department	
2001 Eye Street, N.W.	
Washington, D.C. 20006	

PPMC750 Extended VPD Reference Information



Vital Product Data (VPD) Introduction

The data listed in the following tables are for general reference information. The VPD identifies board information that may be useful during board initialization, configuration and verification.

VPD Data Definitions

The following table describes and lists the currently assigned packet identifiers. Note: Additional packet identifiers may be added to this list as future versions of the VPD are released.

Table B-1. VPD Packet Types

ID#	Size	Description	Data Type	Notes
00	N/A	Guaranteed Illegal	N/A	
01	Variable	Product Identifier (e.g., "PPMC750", "MCP750", "MVME2400", etc.)	ASCII	1
02	Variable	Factory Assembly Number (e.g., "01-W3512F02C", etc.)	ASCII	1
03	Variable	Serial Number (e.g., "3383185", etc.)	ASCII	1
04	10	Product Configuration Options Data The data in this packet further describes the board configuration (e.g., header population, I/O routing, etc.). Its exact contents is dependent upon the product configuration/type. A following table describes this packet.	Binary	
05	04	MPU Internal Clock Frequency in Hertz (e.g., 350,000,000 decimal, etc.)	Integer (4- byte)	2
06	04	MPU External Clock Frequency in Hertz (e.g., 100,000,000 decimal, etc.). This is also called the local processor bus frequency.	Integer (4-byte)	2

Table B-1. VPD Packet Types (Continued)

ID#	Size	Description	Data Type	Notes
07	04	Reference Clock Frequency in Hertz (e.g., 32,768 decimal, etc.). This value is the frequency of the crystal driving the OSCM.	Integer (4-byte)	2
08	06	Ethernet Address (e.g., 08003E26A475, etc.)	Binary	3, 4
09	Variable	MPU Type (e.g., 601, 602, 603, 604, 750, 801, 821, 823, 860, 860DC, 860DE, 860DH, 860EN, 860MH, etc.)	ASCII	1
0A	04	EEPROM CRC This packet is optional. This packet would be utilized in environments where CRC protection is required. When computing the CRC this field (i.e., 4 bytes) is set to zero. This CRC only covers the range as specified the size field.	Integer (4-byte)	2
0B	0C	FLASH Memory Configuration A table found later in this document further describes this packet.	Binary	
0C	TBD	VLSI Device Revisions/Versions	Binary	
0D	04	Host PCI-Bus Clock Frequency in Hertz (e.g., 33,333,333 decimal, etc.)	Integer (4-byte)	2
0E	0F	L2 Cache Configuration A table found later in this document further describes this packet.	Binary	
0F	04	VPD Revision. A table found later in this section further describes this packet.	Binary	
10- BF		Reserved		
C0- FE		User Defined An example of a user defined packet could be the type of LCD panel connected in an MPC821 based application.		
FF	N/A	Termination Packet (follows the last initialized data packet)	N/A	

Notes:

- 1. The data size is variable. Its actual size is dependent upon the product configuration/type.
- 2. Integer values are formatted/stored in big-endian byte ordering.
- 3. This packet may be omitted if the ethernet interface is non-existent, or the ethernet interface has an associative SROM (e.g., DEC21x4x).
- 4. This packet may contain an additional byte following the address data. This additional byte indicates the ethernet interface number. This additional byte would be specified in applications where the host product supports multiple ethernet interfaces. For each ethernet interface present, the instance number would be incremented by one starting with zero.

VPD Data Definitions - Product Configuration Options Data

The product configuration options data packet consists of a binary bit field. The first bit of the first byte is bit 0 (i.e., PowerPC bit numbering). An option is present when the assigned bit is a one, the following table further describes the product configuration options VPD data packet:

Table B-2. MCG Product Configuration Options Data

Bit Number	Bit Mnemonic	Bit Description
0	PCO_PCI0_CONN1	PCI/PMC bus 0 connector 1 present
1	PCO_PCI0_CONN2	PCI/PMC bus 0 connector 2 present
2	PCO_PCI0_CONN3	PCI/PMC bus 0 connector 3 present
3	PCO_PCI0_CONN4	PCI/PMC bus 0 connector 4 present
4	PCO_PCI1_CONN1	PCI/PMC bus 1 connector 1 present
5	PCO_PCI1_CONN2	PCI/PMC bus 1 connector 2 present
6	PCO_PCI1_CONN3	PCI/PMC bus 1 connector 3 present
7	PCO_PCI1_CONN4	PCI/PMC bus 1 connector 4 present
8	PCO_ISA_CONN1	ISA bus connector 1 present
9	PCO_ISA_CONN2	ISA bus connector 2 present

Table B-2. MCG Product Configuration Options Data (Continued)

Bit Number	Bit Mnemonic	Bit Description
10	PCO_ISA_CONN3	ISA bus connector 3 present
11	PCO_ISA_CONN4	ISA bus connector 4 present
12	PCO_EIDE1_CONN1	IDE/EIDE device 1 connector 1 present
13	PCO_EIDE1_CONN2	IDE/EIDE device 1 connector 2 present
14	PCO_EIDE2_CONN1	IDE/EIDE device 2 connector 1 present
15	PCO_EIDE2_CONN2	IDE/EIDE device 2 connector 2 present
16	PCO_ENET1_CONN	Ethernet device 1 connector present
17	PCO_ENET2_CONN	Ethernet device 2 connector present
18	PCO_ENET3_CONN	Ethernet device 3 connector present
19	PCO_ENET4_CONN	Ethernet device 4 connector present
20	PCO_SCSI1_CONN	SCSI device 1 connector present
21	PCO_SCSI2_CONN	SCSI device 2 connector present
22	PCO_SCSI3_CONN	SCSI device 3 connector present
23	PCO_SCSI4_CONN	SCSI device 4 connector present
24	PCO_SERIAL1_CONN	Serial device 1 connector present
25	PCO_SERIAL2_CONN	Serial device 2 connector present
26	PCO_SERIAL3_CONN	Serial device 3 connector present
27	PCO_SERIAL4_CONN	Serial device 4 connector present
28	PCO_FLOPPY_CONN1	Floppy device connector 1 present
29	PCO_FLOPPY_CONN2	Floppy device connector 2 present
30	PCO_PARALLEL1_CONN	Parallel device 1 connector present
31	PCO_PARALLEL2_CONN	Parallel device 2 connector present
32	PCO_PMC1_IO_CONN	PMC slot 1 I/O connector present
33	PCO_PMC2_IO_CONN	PMC slot 2 I/O connector present
34	PCO_USB0_CONN	USB channel 0 connector present
35	PCO_USB1_CONN	USB channel 1 connector present
36	PCO_KEYBOARD_CONN	Keyboard connector present
37	PCO_MOUSE_CONN	Mouse connector present
38	PCO_VGA1_CONN	VGA device 1 connector present
39	PCO_SPEAKER_CONN	Speaker connector present
40	PCO_VME_CONN	VME backplane connector present

Bit Number **Bit Mnemonic Bit Description** Compact PCI backplane connector present 41 PCO CPCI CONN 42 PCO ABORT SWITCH Abort switch present 43 Board fail light present PCO BDFAIL LIGHT 44 PCO SWREAD HEADER Software readable header present 45 PCO MEMMEZ CONN Memory mezzanine connector present 46 PCO PCI0 EXP CONN PCI bus 0 expansion connector present 47 Reserved for future configuration options 48 PCO DIMM1 CONN DIMM slot 1 connector present 49 PCO DIMM2 CONN DIMM slot 2 connector present 50 PCO DIMM3 CONN DIMM slot 3 connector present 51 PCO DIMM4 CONN DIMM slot 4 connector present Reserved for future configuration options 52-127

Table B-2. MCG Product Configuration Options Data (Continued)

VPD Data Definitions - FLASH Memory Configuration Data

The FLASH memory configuration data packet consists of byte fields which indicate the size/organization/type of the FLASH memory array. The following table(s) further describe the FLASH memory configuration VPD data packet.

Table B-3. FLASH Memory Configuration Data

Byte Offset	Field Size (Bytes)	Field Mnemonic	Field Description
00	2	FMC_MID	Manufacturer's Identifier (FFFF = Undefined/Not-Applicable)
02	2	FMC_DID	Manufacturer's Device Identifier (FFFF = Undefined/Not-Applicable)
04	1	FMC_DDW	Device Data Width (e.g., 8-bits, 16-bits)
05	1	FMC_NOD	Number of Devices/Sockets Present
06	1	FMC_NOC	Number of Columns (Interleaves)
07	1	FMC_CW	Column Width in Bits This will always be a multiple of the device's data width.

Table B-3. FLASH Memory Configuration Data

Byte	Field Size	Field	Field Description
Offset	(Bytes)	Mnemonic	
08	1	FMC_WEDW	Write/Erase Data Width
			The FLASH memory devices must be programmed in parallel when the write/erase data width exceeds the device's data width.
09	1	FMC_BANK	Bank Number of FLASH Memory Array: 0 = A, 1 = B
0A	1	FMC_SPEED	ROM Access Speed in Nanoseconds
0B	1	FMC_SIZE	Total Bank Size (Should agree with the physical organization above): 00=256K, 01=512K, 02=1M, 03=2M, 04=4M, 05=8M

A product may contain multiple FLASH memory configuration packets.

VPD Data Definitions - L2 Cache Configuration Data

The L2 cache configuration data packet consists of byte fields that show the size, organization, and type of the L2 cache memory array. The following table(s) further describe the L2 cache memory configuration VPD data packet.

Table B-4. L2 Cache Configuration Data

Byte Offset	Field Size (Bytes)	Field Mnemonic	Field Description
00	2	L2C_MID	Manufacturer's Identifier (FFFF = Undefined/Not-Applicable)
02	2	L2C_DID	Manufacturer's Device Identifier (FFFF = Undefined/Not-Applicable)
04	1	L2C_DDW	Device Data Width (e.g., 8-bits, 16-bits, 32-bits, 64-bits, 128-bits)
05	1	L2C_NOD	Number of Devices Present
06	1	L2C_NOC	Number of Columns (Interleaves)

Table B-4. L2 Cache Configuration Data (Continued)

Byte Offset	Field Size (Bytes)	Field Mnemonic	Field Description
07	1	L2C_CW	Column Width in Bits
			This will always be a multiple of the device's data width.
08	1	L2C_TYPE	L2 Cache Type:
			00 - Arthur Backside
			01 - External
			02 - In-Line
09	1	L2C_ASSOCIATE	Associative Microprocessor Number (If Applicable)
0A	1	L2C_OPERATIONMODE	Operation Mode:
			00 - Either Write-Through or Write-Back (S/W
			Configurable)
			01 - Either Write-Through or Write-Back (H/W
			Configurable)
			02 - Write-Through Only
			03 - Write-Back Only
0B	1	L2C_ERROR_DETECT	Error Detection Type:
			00 - None
			01 - Parity
			02 - ECC
0C	1	L2C_SIZE	L2 Cache Size (Should agree with the physical organization above):
			00 - 256K
			01 - 512K
			02 - 1M
			03 - 2M
			04 - 4M

Table B-4. L2 Cache Configuration Data (Continued)

Byte Offset	Field Size	Field Mnemonic	Field Description
	(Bytes)		
0D	1	L2C_TYPE_BACKSIDE	L2 Cache Type (Backside Configurations):
			00 - Late Write Sync, 1nS Hold, Differential
			Clock, Parity
			01 - Pipelined Sync Burst, 0.5nS Hold, No Differentia Clock, Parity
			02 - Late Write Sync, 1nS Hold, Differential Clock, No Parity
			03 - Pipelined Sync Burst, 0.5nS Hold, No Differential Clock, No Parity
0E	1	L2C_RATIO_BACKSIDE	L2 Cache Core to Cache Ration (Backside
			Configurations):
			00 - Disabled
			01 - 1:1 (1)
			02 - 3:2 (1.5)
			03 - 2:1 (2)
			04 - 5:2 (2.5)
			05 - 3:1 (3)

A product may contain multiple L2 cache configuration packets.

VPD Data Definitions - VPD Revision Data

The VPD revision data packet consists of byte fields that indicate the type, version, and revision of the vital product data. The following table(s) further describe the VPD revision data packet.

Table B-5. VPD Revision Data

Byte Offset	Field Size	Field Mnemonic	Field Description
011500	(Bytes)		
00	1	VR_TYPE	Vital Product Data Type:
			00 - Processor board VPD
			01 - Baseboard (non-processor) VPD
			02 - Transition module VPD
01	1	VR_ARCH	Vital Product Data Architecture Revision (currently at 2)
02	1	VR_BUILD	Vital Product Data Board Build Revision (starts at 0)
03	1	VR_REASON	Vital Product Data Revision Flags:
			00 - Initial release

A product must have exactly one VPD revision packet.

В

SROM_CRC.C

```
* srom_crc - generate CRC data for the passed buffer
 * description:
 * This function's purpose is to generate the CRC for the
 * passed buffer.
 * call:
      argument #1 = buffer pointer
      argument #2 = number of elements
 * return:
     CRC data
 * /
unsigned int
srom_crc(elements_p, elements_n)
register unsigned char *elements_p; /* buffer pointer */
register unsigned int elements_n;  /* number of elements */
   register unsigned int crc;
   register unsigned int crc_flipped;
   register unsigned char cbyte;
   register unsigned int index, dbit, msb;
   crc = 0xfffffff;
   for (index = 0; index < elements_n; index++) {</pre>
      cbyte = *elements_p++;
      for (dbit = 0; dbit < 8; dbit++) {
         msb = (crc >> 31) \& 1;
         crc <<= 1;
         if (msb ^ (cbyte & 1)) {
            crc ^= 0x04c11db6;
            crc |= 1;
         cbyte >>= 1;
   }
   crc_flipped = 0;
   for (index = 0; index < 32; index++) {
      crc_flipped <<= 1;</pre>
      dbit = crc & 1;
      crc >>= 1;
      crc_flipped += dbit;
   crc = crc_flipped ^ 0xffffffff;
   return (crc);
}
```

Example VPD SROM

One PPMC750 board build configuration example is provided below.

Table B-6. VPD SROM Configuration Specification for 01-W3512F02*

OFFSET	VALUE	FIELD TYPE	DESCRIPTION
00 (0x00)	4D	ASCII	Eye-Catcher ("MOTOROLA")
			Note: Lowest CRC byte for the calculation of CRC.
01 (0-01)	4E		CRC.
01 (0x01)	4F		
02 (0x02)	54		
03 (0x03)	4F		
04 (0x04)	52		
05 (0x05)	4F		
06 (0x06)	4C		
07 (0x07)	41		
08 (0x08)	01	BINARY	Size of VPD in area in bytes. The size is viewed as
			logical, it is not the size of the EEPROM.
09 (0x09)	00		
10 (0x0a)	0F	PACKET	VPD Revision
		BINARY	
11 (0x0b)	04		
12 (0x0c)	00		
13 (0x0d)	02		
14 (0x0e)	00		
15 (0x0f)	00		
16 (0x10)	01	PACKET	Product Identifier [PPMC750-2141].
		ASCII	
17 (0x11)	0C		
18 (0x12)	50		
19 (0x13)	50		
20 (0x14)	4D		
21 (0x15)	43		

Table B-6. VPD SROM Configuration Specification for 01-W3512F02*

OFFSET	VALUE	FIELD TYPE	DESCRIPTION
22 (0x16)	37		
23 (0x17)	35		
24 (0x18)	30		
25 (0x19)	2D		
26 (0x1a)	32		
27 (0x1b)	31		
28 (0x1c)	34		
29 (0x1d)	31		
30 (0x1e)	02	PACKET ASCII	Factory Assembly Number [01-W3428F01*]
31 (0x1f)	0C		
32 (0x20)	30		
33 (0x21)	31		
34 (0x22)	2D		
35 (0x23)	57		
36 (0x24)	33		
37 (0x25)	35		
38 (0x26)	31		
39 (0x27)	32		
40 (0x28)	46		
41 (0x29)	30		
42 (0x2a)	32		
43 (0x2b)	XX		
44 (0x2c)	03		Serial number
45 (0x2d)	07		
46 (0x2e)	XX		
47 (0x2f)	XX		
48 (0x30)	XX		
49 (0x31)	XX		

Table B-6. VPD SROM Configuration Specification for 01-W3512F02*

OFFSET	VALUE	FIELD TYPE	DESCRIPTION
50 (0x32)	XX		
51 (0x33)	XX		
52 (0x34)	XX		
53 (0x35)	04	PACKET	Product Configuration Options Data
		BINARY	
54 (0x36)	10		
55 (0x37)	80		
56 (0x38)	00		
57 (0x39)	80		
58 (0x3A)	80		
59 (0x3B)	80		
60 (0x3C)	34		
61 (0x3D)	00		
62 (0x3E)	00		
63 (0x3F)	00		
64 (0x40)	00		
65 (0x41)	00		
66 (0x42)	00		
67 (0x43)	00		
68 (0x44)	00		
69 (0x45)	00		
70 (0x46)	00		
71 (0x47)	09	PACKET ASCII	MPU Type [750]
72 (0x48)	03		
73 (0x49)	37		
74 (0x4A)	35		
75 (0x4B)	30		
76 (0x4C)	0В	PACKET BINARY	FLASH Memory Configuration (Bank A)

Table B-6. VPD SROM Configuration Specification for 01-W3512F02*

OFFSET	VALUE	FIELD TYPE	DESCRIPTION
77 (0x4D)	0C		
78 (0x4E)	00		
79 (0x4F)	01		
80 (0x50)	00		
81 (0x51)	50		
82 (0x52)	08		
83 (0x53)	02		
84 (0x54)	02		
85 (0x55)	08		
86 (0x56)	08		
87 (0x57)	00		
88 (0x58)	78		
89 (0x59)	05		
90 (0x5A)	OB	PACKET BINARY	FLASH Memory Configuration (Bank B)
91 (0x5B)	OC		
92 (0x5C)	FF		
93 (0x5D)	FF		
94 (0x5E)	FF		
95 (0x5F)	FF		
96 (0x60)	08		
97 (0x61)	02		
98 (0x62)	02		
99 (0x63)	08		
100 (0x64)	08		
101 (0x65)	01		
102 (0x66)	78		
103 (0x67)	02		

Table B-6. VPD SROM Configuration Specification for 01-W3512F02*

OFFSET	VALUE	FIELD TYPE	DESCRIPTION
104 (0x68)	OE	PACKET	L2 Cache Configuration
		BINARY	
105 (0x69)	OF		
106 (0x6A)	FF		
107 (0x6B)	FF		
108 (0x6C)	FF		
109 (0x6D)	FF		**CRC to be filled in at ATE
110 (0x6E)	20		
111 (0x6F)	02		
112 (0x70)	02		
113 (0x71)	20		
114 (0x72)	00		
115 (0x73)	00		
116 (0x74)	00		
117 (0x75)	01		
118 (0x76)	02		
119 (0x77)	01		
120 (0x78)	03		
121 (0x79)	0A	PACKET	EPROM CRC
		INTEGER	When computing the CRC this field (i.e., 4 bytes) is
			set to zero. This CRC only covers the range as Inte-
			ger (4-byte).
			Note: Starting byte for the calculation of $CRC = 00$.
			End byte for the calculation of $CRC = 255$.
122 (0x7A)	04		
123 (0x7B)	XX		
124 (0x7C)	XX		
125 (0x7D)	XX		

Table B-6. VPD SROM Configuration Specification for 01-W3512F02*

OFFSET	VALUE	FIELD TYPE	DESCRIPTION
126 (0x7E)	XX		
127 (0x7F)	FF	BINARY	Reserved for future expansion.
:	:		
255 (0xFF)	FF	BINARY	Reserved for future expansion
			Note: End byte for the calculation of CRC

Note *This data will change to reflect the specific configuration of the corresponding board assembly number to which it applies.

Abbreviations, Acronyms, and Terms to Know

This glossary defines some of the abbreviations, acronyms, and key terms used in this document.

10Base-T An Ethernet implementation in which the physical medium is an

unshielded twisted pair (UTP) of wires capable of carrying data at 10 Mbps for a maximum distance of 185 meters. Also known as

twisted-pair Ethernet.

100Base-TX An Ethernet implementation in which the physical medium is an

unshielded twisted pair (UTP) of wires capable of carrying data at 100 Mbps for a maximum distance of 100 meters. Also known as

fast Ethernet.

ACIA Asynchronous Communications Interface Adapter

Advanced Interactive eXecutive (IBM version of UNIX)

American Standard Code for Information Interchange. This is a 7-

bit code used to encode alphanumeric information. In the IBM-compatible world, this is expanded to 8-bits to encode a total of 256

alphanumeric and control characters.

ASIC Application-Specific Integrated Circuit

AUI Attachment Unit Interface

BBRAM Battery Backed-up Random Access Memory

bi-endian Having big-endian and little-endian byte ordering capability.

big-endian A byte-ordering method in memory where the address n of a word

corresponds to the most significant byte. In an addressed memory word, the bytes are ordered (left to right) 0, 1, 2, 3, with 0 being the

most significant byte.

BIOS Basic Input/Output System. This is the built-in program that

controls the basic functions of communications between the

processor and the I/O (peripherals) devices. Also referred to as ROM

BIOS.

Bit Boundary BLock Transfer. A type of graphics drawing routine

that moves a rectangle of data from one area of display memory to

another. The data specifically need not have any particular

alignment.

BLT BLock Transfer

bits per inch

bits per second

Column Address Strobe. The clock signal used in dynamic RAMs to

control the input of column addresses.

CD-ROM Compact Disk Read-Only Memory

CFM Cubic Feet per Minute

CHRP See Common Hardware Reference Platform (CHRP).

CHRP-compliant See Common Hardware Reference Platform (CHRP).

CHRP Spec See Common Hardware Reference Platform (CHRP).

Cisc Complex-Instruction-Set Computer. A computer whose processor

is designed to sequentially run variable-length instructions, many of which require several clock cycles, that perform complex tasks and

thereby simplify programming.

Common Hardware Reference Platform (CHRP)

A specification published by the Apple, IBM, and Motorola which defines the devices, interfaces, and data formats that make up a

CHRP-compliant system using a PowerPC processor.

Data Circuit-terminating Equipment.

DLL Dynamic **L**ink **L**ibrary. A set of functions that are linked to the

referencing program at the time it is loaded into memory.

DMA Direct Memory Access. A method by which a device may read or

write to memory directly without processor intervention. DMA is

typically used by block I/O devices.

Disk Operating System

Data Terminal Equipment.

Error Correction Code

ECP Extended Capability Port

Electrically Erasable Programmable Read-Only Memory. A

memory storage device that can be written repeatedly with no special erasure fixture. EEPROMs do not lose their contents when

they are powered down.

Extended Industry Standard Architecture (bus) (IBM). An

architectural system using a 32-bit bus that allows data to be transferred between peripherals in 32-bit chunks instead of 16-bit or 8-bit that most systems use. With the transfer of larger bits of information, the machine is able to perform much faster than the

standard ISA bus system.

EPP Enhanced Parallel Port

Erasable Programmable Read-Only Memory. A memory storage

device that can be written once (per erasure cycle) and read many

times.

Enhanced Serial Communication Controller

Electro-Static Discharge/Damage

Ethernet A local area network standard that uses radio frequency signals

carried by coaxial cables.

fast Ethernet See 100Base-TX.

FDC Floppy Disk Controller

FDDI Fiber **D**istributed **D**ata Interface. A network based on the use of

optical-fiber cable to transmit data in non-return-to-zero, invert-on-

1s (NRZI) format at speeds up to 100 Mbps.

FIFO First-In, First-Out. A memory that can temporarily hold data so that

the sending device can send data faster than the receiving device can

accept it. The sending and receiving devices typically operate

asynchronously.

frame One complete television picture frame consists of 525 horizontal

lines with the NTSC system. One frame consists of two Fields.

HAL Hardware Abstraction Layer. The lower level hardware interface

module of the Windows NT operating system. It contains platform

specific functionality.

HAWK The next generation ASIC which combines the functionality of the

previous Falcon and Raven ASICs.

I/O Input/Output

IBC PCI/ISA Bridge Controller

Insulation Displacement Connector

Intelligent Device Expansion

Institute of Electrical and Electronics Engineers

ISA (bus) Industry Standard Architecture (bus). The de facto standard system

bus for IBM-compatible computers until the introduction of VESA and PCI. Used in the reference platform specification. (IBM)

ISA Super Input/Output device

ISDN Integrated Services Digital Network. A standard for digitally

transmitting video, audio, and electronic data over public phone

networks.

LFM Light-Emitting Diode

LFM Linear Feet per Minute

little-endian A byte-ordering method in memory where the address n of a word

corresponds to the least significant byte. In an addressed memory word, the bytes are ordered (left to right) 3, 2, 1, 0, with 3 being the

most significant byte.

MBLT Multiplexed BLock Transfer

MCA (bus) Micro Channel Architecture

MCG Motorola Computer Group

MFM Modified Frequency Modulation

Musical Instrument Digital Interface. The standard format for

recording, storing, and playing digital music.

MPC Multimedia Personal Computer

MPIC Multi-Processor Interrupt Controller

MPU MicroProcessing Unit

MTBF Mean Time Between Failures. A statistical term relating to

reliability as expressed in power on hours (poh). It was originally developed for the military and can be calculated several different ways, yielding substantially different results. The specification is based on a large number of samplings in one place, running continuously, and the rate at which failure occurs. MTBF is not

representative of how long a device, or any individual device is likely to last, nor is it a warranty, but rather, of the relative reliability

of a family of products.

non-interlaced A video system in which every pixel is refreshed during every

vertical scan. A non-interlaced system is normally more expensive than an interlaced system of the same resolution, and is usually said

to have a more pleasing appearance.

nonvolatile memory A memory in which the data content is maintained whether the

power supply is connected or not.

National Television Standards Committee (USA)

NVRAM Non-Volatile Random Access Memory

OEM Original Equipment Manufacturer

OMPAC Over - Molded Pad Array Carrier

OTP One-Time Programmable

The range of colors available on the screen, not necessarily

simultaneously. For VGA, this is either 16 or 256 simultaneous

colors out of 262,144.

parallel port A connector that can exchange data with an I/O device eight bits at

a time. This port is more commonly used for the connection of a

printer to a system.

PCI (local bus) Peripheral Component Interconnect (local bus) (Intel). A high-

performance, 32-bit internal interconnect bus used for data transfer to peripheral controller components, such as those for audio, video,

and graphics.

PCMCIA (bus) Personal Computer Memory Card International Association (bus).

A standard external interconnect bus which allows peripherals adhering to the standard to be plugged in and used without further

system modification.

PCI Configuration Register

PHB PCI Host Bridge

PDS Processor Direct Slot

physical address A binary address that refers to the actual location of information

stored in secondary storage.

PIB PCI-to-ISA Bridge

PLL Phase-Locked Loop
PMC PCI Mezzanine Card

PowerPC[™] The trademark used to describe the Performance Optimized With

Enhanced RISC microprocessor architecture for Personal Computers developed by the IBM Corporation. PowerPC is superscalar, which means it can handle more than one instruction per clock cycle. Instructions can be sent simultaneously to three types of independent execution units (branch units, fixed-point units, and floating-point units), where they can execute concurrently, but finish out of order. PowerPC is used by Motorola, Inc. under license from

IBM.

PowerPC Reference Platform (PRP)

A specification published by the IBM Power Personal Systems Division which defines the devices, interfaces, and data formats that make up a PRP-compliant system using a PowerPC processor.

PowerStack™ RISC PC (System Board)

A PowerPC-based computer board platform developed by the Motorola Computer Group. It supports Microsoft's Windows NT and IBM's AIX operating systems.

PROM Programmable Read-Only Memory

RAM Random-Access Memory. The temporary memory that a computer

uses to hold the instructions and data currently being worked with.

All data in RAM is lost when the computer is turned off.

Reduced-Instruction-Set Computer (RISC)

A computer in which the processor's instruction set is limited to constant-length instructions that can usually be executed in a single

clock cycle.

RFI Radio Frequency Interference

RISC See Reduced Instruction Set Computer (RISC).

ROM Read-Only Memory

RTC Real-Time Clock

SBC Single Board Computer

SCSI Small Computer Systems Interface. An industry-standard high-

speed interface primarily used for secondary storage. SCSI-1

provides up to 5 Mbps data transfer.

SCSI-2 (Fast/Wide) An improvement over plain SCSI; and includes command queuing.

Fast SCSI provides 10 Mbps data transfer on an 8-bit bus. Wide SCSI provides up to 40 Mbps data transfer on a 16- or 32-bit bus.

serial port A connector that can exchange data with an I/O device one bit at a

time. It may operate synchronously or asynchronously, and may

include start bits, stop bits, and/or parity.

SIM Serial Interface Module

SiMM Single Inline Memory Module. A small circuit board with RAM

chips (normally surface mounted) on it designed to fit into a standard

slot.

Super I/O controller

SMP Symmetric MultiProcessing. A computer architecture in which

tasks are distributed among two or more local processors.

SRAM Static Random Access Memory

SSBLT Source Synchronous BLock Transfer

twisted-pair Ethernet See 10Base-T.

Universal Asynchronous Receiver/Transmitter

Universe ASIC developed by Tundra in consultation with Motorola, that

provides the complete interface between the PCI bus and the 64-bit

VMEbus.

virtual address A binary address issued by a CPU that indirectly refers to the

location of information in primary memory, such as main memory. When data is copied from disk to main memory, the physical address

is changed to the virtual address.

VL bus See VESA Local bus (VL bus).

VMEchip2 MCG second generation VMEbus interface ASIC (Motorola)

VME2PCI MCG ASIC that interfaces between the PCI bus and the VMEchip2

device.

volatile memory A memory in which the data content is lost when the power supply

is disconnected.

Index

Numerics	addressing mode
32-Bit Counter 3-74	for PCI Master 2-27
SMC 3-74	PCI Slave limits 2-23
A	Application-Specific Integrated Circuit (ASIC) 1-1
A0-A31 3-5	arbiter
AACK	as controlled by the XARB register 2-16
as used with PPC Slave 2-7	Hawk's internal 2-33
abbreviations, acronyms, and terms to know	PPC 2-14, 2-16
GL-1	arbitration
access timing (ROM) 3-20, 3-21	from PCI Master 2-28
address	arbitration latency 2-28
decoders PPC to PCI 2-7	arbitration parking 2-36
limits on PHB map decoding 2-6	architectural overview 2-4
address decoders	ARTRY_3-12
PCI to PPC 2-5	assertion, definition 1-2
address mapping	asterisk (*)
PPC 2-5	as denotes signal level 1-1
address modification for little endian transfers 2-39	В
address offsets	big to little endian data swap 2-38
as part of map decoders 2-20	big-endian 1-2
address parity	big-endian mode 4-5
PPC60x 3-11	binary number 1-1
Address Parity Error Address Register	bit descriptions 3-39
SMC 3-73	bit ordering convention
Address Parity Error Log Register	SMC 3-1
SMC 3-72	block diagram 2-3
address pipelining 3-7	SMC poriton of Hawk 3-2
address transfers 3-10	block diagrams
address/data stepping 2-29	Hawk with SDRAMs 3-2
addressing	bridge
to PCI Slave 2-23	PHB 2-1

PowerPC to PCI Local Bus Bridge 2-1	conventions, manual 1-1
bus cycle types	Critical Word First (CWF)
on the PCI bus 2-29	as supported by PCI Master 2-26
Bus Hog	CSR accesses
PPC master device 2-14	SMC 3-35
bus interface (60x)	CSR architecture
to SMC 3-10	SMC 3-36
byte ordering 1-2	CSR base address 3-36
byte, definition 1-2	CSR reads and writes 3-36
	CWF burst transfers
С	explained 2-26
cache coherency	cycle types
SMC 3-12	SMC 3-12
cache coherency restrictions 3-12	
Cache speed 1-10	D
cache support 2-25, 2-29	data
CHRP memory map example 1-8	discarded from prefetched reads 2-13
CLK FREQUENCY 3-45	data parity
CLK Frequency Register	PPC 2-16
SMC 3-45	Data Parity Error Address Register
clock frequency 3-45	SMC 3-62
clock ratios	Data Parity Error Log Register
PPC-to-PCI bus 1-12	SMC 3-61
combining, merging, and collapsing 2-27	Data Parity Error Lower Data Register
command types 2-22	SMC 3-63
from PCI Master 2-26	Data Parity Error Upper Data Register
PPC slave 2-8	SMC 3-62
CONFIG_ADDRESS Register 2-103	data throughput
CONFIG_DATA Register 2-106	PPC Slave to PCI Master 2-9
configuration options	data transfer
Hawk 3-35	PPC Master rates 2-10
configuration registers 2-19	relationship between PCI Slave and
configuration requirements	PPC60x bus 2-11
Hawk 3-35	data transfers
configuration type	SMC 3-10
as used by PHB 2-31	decimal number 1-1
contention	decoder
between PCI and PPC 2-43	priorities 2-21
contention handling	decoders
explained (PHB) 2-44	address PCI to PPC 2-5
control bit descriptions 3-39	for PCI to PPC addressing 2-19
control bit, definition 1-2	PPC to PCI 2-7

default processor memory map 1-7	ERROR_SYNDROME 3-51
delayed transactions	esbt 3-51
PCI Slave 2-24	escb 3-50
derc 3-48	esen 3-50
device selection 2-23	exceptions
Disable Error Correction control bit 3-48	PPMC750 4-3
documentation, related A-1, B-1	exclusive access 2-28
double word, definition 1-2	PCI Slave 2-24
DRAM connection diagram 3-5	External Register Set
DRAM enable bits 3-42	SMC 3-35, 3-74
DRAM size control bits 3-42	external register set reads and writes 3-36
	External Source Destination Registers 2-121
E	External Source Vector/Priority Registers
ECC	2-119
SMC 3-12	
ECC Codes	F
Hawk 3-89	Falcon pair used with DRAM in a system 3-3
ECC codes 3-89	false, definition 1-2
ECC Control Register	fast back-to-back transactions 2-28
SMC 3-46	PCI Slave 2-24
EEPROM access 3-78	Feature Reporting Register 2-111
elog 3-50	features 2-1
embt 3-50	SMC 3-1
Endian Conversion 2-37	FIFO
endian conversion 2-37	from PPC Slave to PCI Master 2-9
endian issues	with PCI Slave 2-25
PPMC750 4-5	FIFO structure
End-of-Interrupt Registers 2-125	explained 2-4
Error Address Register	Flash (see ROM/Flash) 3-15
SMC 3-52	FLASH memory
error correction 3-12	on PPMC750 1-11
Error Correction Codes 3-89	four-beat reads/writes 3-7
error detection 3-12	functional description 1-6
error handling 2-40	Hawk PHB 2-4
Error Logger Register 3-50	SMC 3-7
SMC 3-50	
error logging 3-14	G
SMC 3-14	General Control Register
error notification and handling 4-4	SMC 3-40
Hawk 4-4	General Control-Status/Feature Registers
error reporting 3-13	2-69
ERROR_ADDRESS 3-52	General Purpose Registers 2-93

generating PCI configuration cycles 2-31	Hardware Control-Status Register 2-75
generating PCI cycles 2-29	Header/Type Register 2-98
generating PCI interrupt acknowledge cycles 2-33	hexadecimal character 1-1
generating PCI memory and I/O cycles 2-29	I
generating PCI special cycles 2-32	I/O Base Register
Global Configuration Register 2-111	MPIC 2-99
	I2C Byte Write
Н	Hawk 3-24
half-word, definition 1-2	I2C Clock Prescaler Register
Hardware Control-Status Register 2-75	SMC 3-64
Hawk	I2C Control Register
address parity 3-11	SMC 3-64
configuration options 3-35	I2C Current Address Read
data parity 3-11	Hawk 3-28
ECC Codes 3-89	I2C EEPROMs 3-78
error notification and handling 4-4	I2C Interface
I2C Byte Write 3-24	Hawk 3-23
I2C Current Address Read 3-28	I2C interface
I2C Interface 3-23	Hawk 1-13
I2C interface 1-13	I2C Page Write
I2C Page Write 3-30	Hawk 3-30
I2C Random Read 3-26	I2C Random Read
I2C Sequential Read 3-32	Hawk 3-26
programming details 4-1	I2C Receiver Data Register
programming ROM/Flash devices 3-77	SMC 3-67
SMC 3-1	I2C Sequential Read
software considerations 3-77	Hawk 3-32
writing to the control registers 3-77	I2C Status Register
Hawk block diagram 2-3	SMC 3-65
Hawk MPIC	I2C Transmitter Data Register
interrupts 4-1	SMC 3-66
Hawk MPIC control registers	initializing
2-21	SDRAM-related control registers 3-78
Hawk's DEVSEL_pin	Interprocessor Interrupt Dispatch Registers
as criteria for PHB config. mapping 2-19	2-123
Hawk's I2C bus 3-78	Interrupt Acknowledge Registers 2-125
Hawk's PCI arbiter	Interrupt Controller
priority schemes 2-34	features 2-2
Hawk's SMC	Interrupt Enable control bits 3-48
overview 3-1	interrupts
HCSR	Hawk MPIC 4-1

introduction	MPC to PCI address decoding 2-6
Hawk PHB/MPIC 2-1	MPC750
PHB/MPIC 2-1	processor/memory domain 4-7
programming details for Hawk 4-1	MPIC 2-1
SMC 3-1	interface with PHB 2-5
IPI Vector/Priority Registers 2-114	MPIC Registers 2-107
	MPIC registers 2-107
L	MPIC's involvement 4-7
L2 cache	Multi-Processor Interrupt Controller 2-1
SRAM size 1-10	MVME2300 series system block diagram 1-5
L2 cache support	MVME240x features 1-3
SMC 3-12	
L2CLM_ 3-12	N
latency	negation, definition 1-2
PCI Slave 2-24	
Little Endian	0
mode of PPC devices 2-38	overall DRAM connections 3-5
little-endian mode 4-6	overview 1-3, 2-1
Lock Resolution	SMC 3-1
programmable 2-45	Р
М	parity 2-29
manual terminology 1-2	PCI Slave 2-25
manufacturers' documents A-2	PCI
map decoders	contention with PPC 2-43
PPC to PCI 2-7	PCI address mapping 2-18
	PCI arbiter
mapping PPC address 2-5	Hawk internal version 2-33
master initiated termination 2-27	PCI arbitration
	Hawk 4-1
mcken 3-49	PCI bus
Memory Base Register 2-99	arbitration 1-12
memory map	PCI Command/ Status Registers 2-96
PPMC750 processor 1-8	PCI configuration register map 2-94
register values 1-9	PCI domain 4-7
memory maps 1-7	PCI FIFO 2-25
mien 3-49	used with PCI Slave 2-21
Motorola Computer Group documents A-1	PCI Interface 2-1
MPC arbiter 2-14	
MPC bus address space	purpose 2-18 PCI Interface features 2-1
2-19	
MPC slave 2-7	PCI Interrupt Acknowledge Register 2-86
MPC slave response command types 2-8	PCI Master

explained 2-4	pipelining
PCI master 2-25	removing 2-7
PCI master command codes 2-26	PowerPC 60x address to ROM/Flash address
PCI registers 2-94	mapping with 2, 32-bit or 1, 64-bit
PCI request	3-18
speculative 2-45	PowerPC 60x bus to ROM/Flash access tim-
PCI Slave	ing using 32/64-bit devices 3-20
disconnect scenarios 2-23	PowerPC 60x bus to ROM/Flash access tim-
with PCI Master 2-25	ing using 8-bit devices 3-21
PCI slave 2-21	PowerPC 60x to ROM/Flash address map-
PCI Slave Address (0,1,2 and 3) Registers	ping when ROM/Flash is 16 bits
2-100	wide (8 bits per Falcon) 3-17
PCI Slave Attribute/ Offset (0,1,2 and 3)	PowerPC 60x to ROM/Flash address map-
Registers 2-101	ping with 2, 8-bit devices 3-17
PCI slave response command types 2-22	Power-Up Reset status bit 3-45
PCI spread I/O address translation 2-30	PPC
PCI to MPC address decoding 2-19	address mapping 2-5
PCI to MPC address translation 2-20	contention with PCI 2-43
PCI write posting 2-25	PPC address mapping 2-5
performance	PPC Arbiter
SMC 3-7	debug functions 2-16
PHB 2-1	parking modes 2-16
address mapping 2-5	prioritization schemes 2-16
configuration type 2-31	PPC Arbiter Control Register 2-71
contention handling explained 2-44	PPC Bus
endian conversion 2-37	arbitration 1-12
PPC register map 2-66	interface limits 2-5
retuning write thresholds 2-11	PPC Bus Address Space 2-19
spread I/O addressing 2-30	PPC bus arbiter 2-14
watchdog timers 2-41	PPC Bus features 2-1
PHB Configuration registers	PPC Bus Interface 2-1
as mapped within PCI Configuration	PPC bus interface 2-5
space 2-19	PPC bus timer 2-17
PHB errors	PPC devices
types described 2-40	as little endian 2-38
PHB Register Values	when Big-Endian 2-37
Memory Map 1-9	when big-endian 2-37
PHB registers 2-39	PPC Error Address Register 2-83
PHB-Detected Errors Destination Register	PPC Error Attribute Register - EATTR 2-84
2-122	PPC Error Enable Register 2-78
PHB-Detected Errors Vector/Priority Regis-	PPC Error Status Register 2-81
ter 2-121	PPC Master

Bug Hog 2-14	R
doing prefetched reads 2-13	RAM A BASE 3-43, 3-68
read ahead mode 2-12	RAM B BASE 3-43, 3-68
PPC master 2-10	RAM C BASE 3-43, 3-68
PPC Parity 2-16	RAM D BASE 3-43, 3-66, 3-67, 3-68
PPC register map 2-66	Raven PCI Host Bridge & Multi-Processor
PPC registers 2-65	Interrupt Controller chip 2-1
PPC slave	Raven PCI I/O register map 2-95
role 2-7	RavenMPIC interrupt assignments 4-1
PPC Slave Address (0,1 and 2) Registers 2-86	RavenMPIC register map 2-107
PPC Slave Address (3) Register 2-87	read ahead mode
PPC Slave Address Register 2-88	in PPC Master 2-12
PPC Slave Offset/Attribute (0,1 and 2) Reg-	Read/Write Checkbits control bit 3-46
isters 2-89	Read/Write to ROM/Flash 3-56
PPC to PCI address translation 2-7	refdis 3-46
PPC write posting 2-9	refresh/scrub 3-35
PPC60x Data Parity 3-11	SMC 3-35
PPMC750	Refresh/Scrub Address Register
endian issues 4-5	SMC 3-53
FLASH memory 1-11	register bit descriptions
sources of reset 4-3	SMC 3-39
PPMC750 series	register map 2-65
programmable registers 1-1	PCI 2-94
Prescaler Adjust Register 2-75	PPC 2-66
priority schemes	register summary 3-36
described (PCI arbiter) 2-34	Registers
PRK	programmable in ASICs 1-1
as used in arbitration parking 2-36	registers
Processor	CLK Frequency 3-45
type ID 1-10	CONFIG_ADDRESS 2-103
processor	CONFIG_DATA 2-106
PLL configuration 1-10	End-of-Interrupt 2-125
Processor Init Register 2-113	External Source Destination 2-121
processor memory map 1-7, 1-8	External Source Vector/Priority 2-119
processor memory maps 1-7	Feature Reporting 2-111
processor/memory domain	General Purpose 2-93
MPC750 4-7	Global Configuration 2-111
Programmable Lock Resolution 2-45	Hardware Control-Status Register 2-75
programming details 4-1	Header Type 2-98
programming model 1-7	Interprocessor Interrupt Dispatch 2-123
programming ROM/Flash devices 3-77	Interrupt Acknowledge 2-125
	IPI Vector/Priority (MPIC) 2-114

MPIC 2-107	SMC SDRAM Enable and Size 3-41,
MPIC I/O Base Address 2-99	3-67
MPIC Memory Base 2-99	SMC SDRAM Speed Attributes 3-70
PCI 2-94	SMC tben 3-76
PCI Interrupt Acknowledge 2-86	SMC Vendor/Device Register 3-39
PCI Slave Address 2-100	Spurious Vector (MPIC) 2-115
PCI Slave Attribute 2-101	Timer Basecount (MPIC) 2-117
PHB-Detected Errors Destination 2-122	Timer Current Count (MPIC) 2-116
PHB-Detected Errors Vector/Priority	Timer Destination 2-119
2-121	Timer Frequency (MPIC) 2-115
PPC Error Address 2-83	Timer Vector/Priority 2-118
PPC Error Attribute 2-84	Vendor Identification (MPIC) 2-113
PPC Error Enable 2-78	WDTxCNTL 2-90
PPC Error Status 2-81	WDTxSTAT 2-93
PPC Slave Address 2-88	writing to the control registers 3-77
PPC Slave Offset/Attribute 2-87, 2-89	related documentation, ordering A-1, B-1
Processor Init (MPIC) 2-113	related specifications A-4
SMC 32-Bit Counter 3-74	Revision ID 3-40
SMC Address Parity Error Address 3-73	Revision ID Register 2-68
SMC Address Parity Error Log 3-72	Revision ID/ Class Code Registers 2-98
SMC Base Address 3-68	Revision ID/General Control Register 3-39
SMC Data Parity Error Address 3-62	ROM Block A Size Encodings 3-55
SMC Data Parity Error Log 3-61	ROM Block B Size Encoding 3-58
SMC Data Parity Error Lower Data 3-63	ROM Speed Attributes Register
SMC Data Parity Error Upper Data 3-62	SMC 3-59
SMC ECC Control 3-46	ROM/Flash 3-15
SMC Error Address 3-52	ROM/Flash A Base Address control bits 3-54
SMC Error Logger 3-50	ROM/Flash A Base/Size Register
SMC External Register set 3-74	SMC 3-54
SMC General Control Register 3-40	ROM/Flash A size encoding 3-55
SMC I2C Clock Prescaler 3-64	ROM/Flash A Width control bit 3-54
SMC I2C Control 3-64	ROM/Flash B Base Address control bits 3-57
SMC I2C Receiver Data 3-67	ROM/Flash B Base/Size Register
SMC I2C Status 3-65	SMC 3-57
SMC I2C Transmitter Data 3-66	ROM/Flash B Width control bit 3-58
SMC ROM A Base/Size 3-54	ROM/Flash Interface 3-15
SMC ROM B Base/Size 3-57	ROM/Flash interface 3-15
SMC ROM Speed Attributes 3-59	ROM/Flash speeds
SMC Scrub Address 3-53	of SMC 3-10
SMC Scrub/Refresh 3-52	rom_a_64 3-54
SMC SDRAM Base Address 3-43	ROM_A_BASE 3-54
	rom_a_en 3-56

com_a_rv 3-55	SDRAM speeds 3-8
rom_a_rv and rom_b_rv encoding 3-55	Serial Presence Detect (SPD) 3-78
com_a_siz 3-55	sien 3-49
com_a_we 3-56	Single Bit Error Counter 3-51
com_b_64 3-58	single word, definition 1-2
ROM_B_BASE 3-57	single-beat reads/writes 3-7
rom_b_en 3-58	single-bit error 3-13
com_b_rv 3-58	single-bit errors ordered by syndrome code
com_b_siz 3-58	3-90
com_b_we 3-59	sizing SDRAM 3-78
Row Address 3-53	small-endian 1-2
rwcb 3-46	SMC
_	32-Bit Counter 3-74
8	address parity 3-11
SBE_COUNT 3-51	Address Parity Error Address Register
scb0,scb1 3-52	3-73
scien 3-48	Address Parity Error Log Register 3-72
scof 3-51	block diagram 3-2
scrub counter 3-52	cache coherency 3-12
Scrub Write Enable control bit 3-52	CLK Frequency Register 3-45
Scrub/Refresh Register	CSR Accesses 3-35
SMC 3-52	cycle types 3-12
SDRAM	data parity 3-11
Operational Method for Sizing 3-85	Data Parity Error Upper Data Register
sizing 3-78	3-62
speed attributes 3-78	data transfers 3-10
SDRAM Attributes Register	ECC Control Register 3-46
SMC 3-41	Error Address Register 3-52
SDRAM Base Address Register	error correction 3-12
SMC 3-68	Error Logger Register 3-50
SDRAM Base Address/Enable 3-79	error logging 3-14
SDRAM Base Register	External Register Set 3-35
SMC 3-43	General Control Register 3-40
SDRAM block organization 3-10	I2C Transmitter Data Register 3-66
SDRAM Control Registers	L2 cache support 3-12
Initialization Example 3-79	on Hawk 3-1
SDRAM Enable and Size Register	refresh/scrub 3-35
SMC 3-67	ROM A Base/Size Register 3-54
SDRAM registers	ROM B Base/Size Register 3-57
initializing 3-78	ROM Speed Attributes Register 3-59
SDRAM Speed Attributes Register	ROM/Flash Interface 3-15
SMC 3-70	Scrub/Refresh Register 3-52

SDRAM Base Address Register 3-43,	Table 2-2. 2-10
3-68	target initiated termination
SDRAM Enable and Size Register 3-41,	2-23
3-67	tben Register
SDRAM Speed Attributes Register 3-70	SMC 3-76
Vendor/Device Register 3-39	Timer Basecount Registers 2-117
SMC Data Parity Error Address Register	Timer Current Count Registers 2-116
3-62	Timer Destination Registers 2-119
SMC Data Parity Error Log Register 3-61	Timer Frequency Register 2-115
SMC Data Parity Error Lower Data Register	Timer Vector/Priority Registers 2-118
3-63	timing (ROM/Flash access) 3-20
SMC External Register Set 3-74	transaction
SMC I2C Clock Prescaler Register 3-64	burst 2-8
SMC I2C Control Register 3-64	instance of interrupt 2-8
SMC I2C Receiver Data Register 3-67	transaction ordering 2-46
SMC I2C Status Register 3-65	transactions
SMC Scrub Address Register 3-53	compelled 2-7
SMC tben Register 3-76	PCI originated/PPC bound described 2-4
soft reset	posted 2-7
MPIC 4-3	PPC originated/PCI bound described 2-4
software considerations 3-77	PPC Slave limits 2-8
Hawk 3-77	unable to retry 2-8
sources of reset	transfer types
PPMC750 4-3	generated by PPC Master 2-13
SPD 3-78	PCI command code dependent 2-13
specifications	PPC60x bus 2-13
related A-4	triple- (or greater) bit error 3-13
Speculative PCI Request 2-45	true, definition 1-2
spread I/O addressing	
as function of PHB 2-30	U
Spurious Vector Register 2-115	Universe chip problems after a PCI reset 4-3
SRAM base address 3-36	V
status bit descriptions 3-39	-
status bit, definition 1-2	Vendor ID/ Device ID Registers 2-95
swen 3-52	Vendor ID/Device ID Registers 2-68
syndrome codes ordered by bit in error 3-89	Vendor Identification Register 2-113
System Memory Controller (SMC) 3-1	Vendor/Device Register
T	SMC 3-39
<u>T</u>	Vital Product Data (VPD) B-1
TA	VPD B-1
as used with PPC Slave 2-7	example of SROM data B-11
Table 2-10	

```
VPD - FLASH Memory Configuration Data
        B-5
VPD - L2 Cache Configuration Data B-6
VPD - Product Configuration Options B-3
VPD definitions B-1
W
Watchdog Timer
    registers 2-42
watchdog timers
    as part of PHB 2-41
WDTxCNTL register 2-42
WDTxCNTL Registers 2-90
WDTxSTAT Registers 2-93
word, definition 1-2
write posting
    as part of PHB tuning 2-11
writing to the control registers 3-77
```

PPMC750 Extended Processor PMC Module Programmer's Reference Guide

Artisan Technology Group is an independent supplier of quality pre-owned equipment

Gold-standard solutions

Extend the life of your critical industrial, commercial, and military systems with our superior service and support.

We buy equipment

Planning to upgrade your current equipment? Have surplus equipment taking up shelf space? We'll give it a new home.

Learn more!

Visit us at artisantg.com for more info on price quotes, drivers, technical specifications, manuals, and documentation.

Artisan Scientific Corporation dba Artisan Technology Group is not an affiliate, representative, or authorized distributor for any manufacturer listed herein.

We're here to make your life easier. How can we help you today? (217) 352-9330 | sales@artisantg.com | artisantg.com

