C-Size Time and Frequency Processor Module



In Stock

Used and in Excellent Condition

Open Web Page

https://www.artisantg.com/51894-1

All trademarks, brandnames, and brands appearing herein are the property of their respective owners.

- Critical and expedited services
- In stock / Ready-to-ship

- · We buy your excess, underutilized, and idle equipment
- · Full-service, independent repair center



Your **definitive** source for quality pre-owned equipment.

Artisan Technology Group

(217) 352-9330 | sales@artisantg.com | artisantg.com

Artisan Scientific Corporation dba Artisan Technology Group is not an affiliate, representative, or authorized distributor for any manufacturer listed herein.

bc635VME/bc350VXI TIME AND FREQUENCY PROCESSOR

Operation and Technical Manual
October 1994

COPYRIGHT NOTICE

Copyright 1994

Datum Inc.

All Rights Reserved

This manual is provided to assist the user in the operation and maintenance of the supplied equipment. It is recognized that multiple copies may be required to support even a single unit, and for this reason, permission is hereby granted to reproduce the supplied Operation and Technical Manual for the purpose stated above, provide that this notice is included as part of the copy. Additional copies are also available from Datum Inc for a nominal fee.

In no case, however, does the supply of these manuals or the granting of rights to reproduce the manuals, grant any rights to use information contained within to reproduce the supplied equipment or software, either in whole or part.

The equipmen, and software described in this manual has been developed solely at the expense of Datum Inc and is proprietary. No unlimited rights in technical data are granted. Limited Rights as per DFARS 252.227-7013 shall be effective for 10 years from the copyright date.

FEDERAL COMMUNICATIONS COMMISSION (FCC) STATEMENT

This equipment is certified to comply with the limits for a Class A computing device pursuant to Part 15, Subpart B of FCC Rules.

This equipment generates and uses radio frequency (RF) energy. If not installed and used properly, that is, in strict accordance with the manufacturer's instructions, it may cause interference to radio or television reception.

If this equipment does cause interference to radio or television reception, which can be determined by turning the equipment on and off, the user is encouraged to correct the interference by one or more of the following measures:

- Reorient the radio/television receiving antenna.
- Move the antenna leads away from any wire runs to the personal computer with the Datum module.
- If using an indoor antenna, have a quality outdoor antenna installed.
- Relocate the personal computer with respect to the radio/television receiver.
- Connect the AC transformer to a different outlet so the personal computer and the radio/television are on different branch circuits.

If necessary, the user should consult the dealer or an experienced radio/television technician for suggestions or reference the following booklet, prepared by the Federal Communications Commission, helpful: "How to Identify and Resolve Radio-TV Interference Problems". This booklet is available from the U.S: Government Printing Office, Washington D.C. 20402. Stock No. 004--000-00345-4.

Properly shielded and grounded cables and connectors must be used for connection to peripherals in order to meet FCC emission limits. Datum Inc. is not responsible for any radio or television interference caused by using other than recommended cables or by unauthorized modifications to this equipment. It is the responsibility of the user to correct such interference.

bc635VME/bc350VXI TIME AND FREQUENCY PROCESSOR

TABLE OF CONTENTS

SECTION	PAGE
CHAPTER 1 INTRODUCTION	
1.0 GENERAL 1.1 KEY FEATURES 1.2 PHYSICAL AND FUNCTIONAL OVERVIEW 1.3 PERFORMANCE SPECIFICATIONS 1.3.1 TIMECODE READER 1.3.2 TIMECODE GENERATOR 1.3.3 BUS CHARACTERISTICS 1.3.4 DIGITAL INPUTS 1.3.5 DIGITAL OUTPUTS 1.3.6 EXTERNAL 10 MHz INPUT 1.3.7 ENVIRONMENTAL SPECIFICATIONS	
CHAPTER 2 INSTALLATION AND SETUP	
2.0 VME / VXI COMPATIBILITY SWITCHES. 2.1 VMEbus BASE ADDRESS SELECTION. 2.2 bc350VXI LOGICAL ADDRESS SELECTION. 2.3 JUMPERS. 2.4 INSTALLATION.	2-2
CHAPTER 3 INTERFACES	
3.0 GENERAL	
CHAPTER 4 FIFO DATA PACKETS	
4.0 GENERAL	4-1 4-3

TABLE OF C	CONTENTS	(continued)
------------	----------	-------------

SECTION PAGE
4.1.4 PACKET 'D' LOAD D/A CONVERTER
CHAPTER 5
PROGRAMMING EXAMPLES
5.0 GENERAL 5-1 5.1 READING TIME ON DEMAND 5-1 5.2 EXTERNAL EVENT TIME CAPTURE 5-1 5.3 PROGRAM PERIODIC FREQUENCY OF 1000 HZ 5-2 5.4 SET MODE 1 AND THE MAJOR TIME 5-2 5.5 SELECT MODE 0 (IRIGB)AND ADVANCE TFP 2.5 MILLISECONDS 5-3
CHAPTER 6
INPUTS AND OUTPUTS
6.0 INPUTS AND OUTPUTS
•
8.0 GENERAL
CHAPTER 8 DRAWING SET
9.0 GENERAL

CHAPTER 1

INTRODUCTION

1.0 GENERAL

This bc635VME / bc350VXI Time and Frequency Processor (TFP) Operation and Technical Manual provides the following information:

Introduction and key feature description

Installation and setup

Detailed operation and programming interfaces

Input and output signals

Programming examples

Drawing set

1.1 KEY FEATURES

The TFP has been designed with the following key features:

Time on demand (days through 0.1 microseconds) with zero latency. This feature is implemented with hardware registers which latch the current time upon host request

Event logging (days through 0.1 microseconds). This feature is implemented with a second set of hardware registers. Time is captured on a positive or negative input edge.

Six operational modes are supported. Modes are distinguished by the reference source.

MODE	SOURCE OF SYNCHRONIZATION
0	Timecode - IRIGA IRIGB XR3 2137 NASA36 (modulated or DC)
1	Free running - on board VCXO used as reference
2	1 PPS - accepts input one pulse per second
3	RTC - uses battery backed on board real time clock IC
5	GPS (optional) - double wide configuration including GPS receiver
6	GPS (optional) - uses GPS receiver / antenna (receiver in antenna)

Provides an output clock synchronized to the selected reference; programmable 1,5, or 10 MHz TTL.

All modes of operation are supplemented by flywheel operation i.e. If synchronization source is lost the TFP will continue to function at the last known reference rate.

Generates synchronized IRIGB timecode; modulated and DC level shift formats are produced simultaneously.

Programmable frequency output (periodics) is provided. The output frequency is 10,000,000 / (n1 * n2). 1 < n1 < 65536 & 1 < n2 < 65536

A time coincidence strobe output is provided. Programmable from days through milliseconds. This strobe also has an each second mode programmable to milliseconds.

Five maskable interrupt sources are supported. IRQ levels 1 through 7 are programmable.

INT#	SOURCE OF INTERRUPT
0	External event input has occurred
1	A periodic output has occurred
2	The time coincidence strobe has occurred
3	A one second epoch (1 PPS output) has occurred
4	An output data packet is available

Time of day, hours, minutes, and seconds, are displayed on front panel LED's.

Most inputs and outputs are accessible via the P2 connector.

1.2 PHYSICAL AND FUNCTIONAL OVERVIEW

The TFP is a B size module (6U X 160 mm). Operation is controlled by a block of 32 D16 registers written and read by the host via the VMEbus (A16: D16). The TFP is available in two versions. The bc635VME is intended for use in a VMEbus system with most I/O signals available on rows A and C of the P2 connector. The bc350VXI is intended for use in a VXIbus system, and is shipped without a P2 connector. A dip switch is used to select VME or VXI compatibility. In VMEbus systems the register block can be located on any 64 byte boundary. In VXIbus systems the register block can be located at any of the 256 Logical Addresses (A15 and A14 must be high). The Logical Address is returned during an interrupt acknowledge cycle.

1.3 PERFORMANCE SPECIFICATIONS

1.3.1 TIMECODE READER

FORMAT	IRIGA IRIGB XR3 2137 NASA36
CARRIER RANGE	+/- 50 PPM
FLYWHEEL ACCURACY	drift < 2 millisecond per hour (applies to all operational modes)
MODULATION RATIO	3:1 to 6:1
INPUT AMPLITUDE	0.5 to 5 volts peak to peak
INPUT IMPEDANCE	10K ohms AC coupled

1.3.2 TIMECODE GENERATOR

FORMAT	IRIGB
MODULATION RATIO	3:1
OUTPUT AMPLITUDE	0 to 10 volts peak to peak
DC LEVEL SHIFT	TTL / CMOS compatible

1.3.3 BUS CHARACTERISTICS

ADDRESS SPACE	A16, AM codes \$29 and \$2D, 64 bytes		
DATA TRANSFER	D16 .		
INTERRUPTER	D08(0), I(1-7), ROAK		
POWER	+5 @ 1.5amps +12 @ 50 milliamp -12 @ 30 milliamp		

1.3.4 DIGITAL INPUTS

EVENT CAPTURE	TTL / CMOS positive or negative edge triggered	
EVENT CAPTURE	20 nanoseconds min.width 250 nanoseconds min. period	
EVTERNIAL IRDE	TTL / CMOS positive edge on time	
EXTERNAL 1PPS	20 nanoseconds minimum width	

1.3.5 DIGITAL OUTPUTS

1 PPS	TTL / CMOS positive edge on time
PERIODICS	TTL / CMOS positive edge on time
STROBE	TTL / CMOS positive edge on time
1, 5, 10 MHz clock	TTL / CMOS positive edge on time

1.3.6 EXTERNAL 10 MHz INPUT

DIGITAL INPUT (or)	TTL / CMOS 45% to 55% duty cycle	
SINEWAVE INPUT	1.2 to 4 volts peak to peak	

1.3.7 ENVIRONMENTAL SPECIFICATIONS


TEMPERATURE	OPERATING	0 to 70 degrees centigrade
	NON-OPERATING	-50 to 125 degrees centigrade
RELATIVE HUMIDITY	OPERATING	5% to 95% non-condensing
ALTITUDE	OPERATING	-400 to 18,000 meters MSL

INSTALLATION AND SETUP

2.0 VME / VXI COMPATIBILITY SWITCHES

The TFP is designed for both VMEbus and VXIbus compatibility. Switches SW2-3 and SW2-4 are used to select the bus protocol. To select VXIbus compatibility set SW2-3 and SW2-4 to the *OPEN* or *OFF* position. To select VMEbus compatibility set SW2-3 and SW2-4 to the *CLOSED* or *ON* position.


Switch SW2-3 controls the register block addressing within the A16 address space. With this switch in



SWI and SW2 LOCATION REVA thru REVD

the VXI position, address bits A14 and A15 must be 1 for A16 selection. Switch SW1 is then used to select the Logical Address for the module. With SW2-3 in the VME position, the module can be mapped to any 64 byte block in the A16 address space. SW2-1 and SW2-2 set the A14 and A15 address bits, and SW1 is used to set the A13 through A6 address bits.

Switch SW2-4 controls the status / ID byte returned during interrupt acknowledge cycles. With SW2-4 in the VXI position, the Status / ID byte returned during interrupt acknowledge cycles is the Logical Address set with SW1. When SW2-4 is in the VME position, the Status / ID byte returned during interrupt acknowledge cycles is the user programmable vector loaded into the VECTOR register (discussed in CHAPTER 3).



2.1 VMEbus BASE ADDRESS SELECTION

Base address selection for the VMEbus requires the setting of switch SW1 (A6 thru A13) and SW2 (A14 and A15). The bc635VME occupies 64 bytes in the A16 address space and can be freely located on any 64 byte boundary. The correspondence of the switch positions to the address bits is illustrated below.

	SI	W2		SWI							A16 address range	
Address Bit	A15	A14	A13	A12	AII	A10	A09	A08_	A07	A06	used. (The BASE address is on the	
Switch Number	2	1	8.	7	. 6	5	4	3	2	1	left.)	
Example switch	0	0	0	0	0	0	0	0	0	0	0x0000 - 0x003F	
settings for SW1 and SW2.	0	0	0	0	0	0	0	0	0	1	· 0x0040 - 0x007F	
1 = OPEN or OFF	0	0	0	0	0	0	0	0	1	0	0x0080 - 0x00BF	
	0	0	0	0	0	0	0	0	1	1	0x00C0 - 0x00FF	
0 = CLOSED or ON	0	0	0	0	0	0	0	1	0	0	0x0100 - 0x013F	
						•••						
i												
	1	1	1	1	1	1	ī	0	1	1	0xFEC0 - 0xFEFF	
	ı	ı	1	1	1	1	1	1	0	0	0xFF00 - 0xFF3F	
	1	1	1	1	ı	i	1	1	0	1	0xFF40 - 0xFF7F	
	1	1	1	1	1	1	1	1	1	0	0xFF80 - 0xFFBF	
	1	1	1	ı	1	1	1	1	1	1	0xFFC0 - 0xFFFF	

Dran Dest

To select a base address set each of the switches to the logical zero (CLOSED or ON) or the logical one (OPEN or OFF) state.


2.2 bc350VXI LOGICAL ADDRESS SELECTION

Logical Address selection for the VXIbus requires the setting of switch SW1 (A6 thru A13). The bc350VXI occupies 64 bytes in the A16 address space and can be located at any of the 256 Logical Addresses within the VXIbus. The correspondence between the switch positions and the address bits, and the logical state corresponding to a switch setting follows the description provided in SECTION 2.1.

The jumper locations for the REV A thru REV C TFP versions are shown in the adjacent illustration. The jumper blocks are not drawn to scale in order to make the numbers more visible. It might be helpful to refer to the schematic diagrams to obtain a clearer idea of the function of each jumper option.

JP1

With the jumper in the 1-2 position the TFP is configured to use DC level shift input timecode. In the 3-4 or open position the TFP is configured to use modulated timecode.



JUMPER LOCATION REV A thru REV C

JP2 (GPS OPTION)


In the 1-2 position the TFP is configured to use a single ended 1PPS GPS input. In the 3-4 position the TFP is configured to use a differential 1PPS GPS input.

JP3 (GPS OPTION)

In the 1-2 position the TFP is configured to use the ACUTIME Smart Antenna or SV-6 as the GPS sensor. In the 3-4 position the TFP is configured to use the TANS as the GPS sensor. The ACUTIME, SV-6, and TANS are GPS sensors manufactured by Trimble Navigation Inc.

JP4

The jumpers in the JP4 group are designed to be moved as a pair. That is positions 3-4 and 5-6 define one configuration, and positions 1-2 and 7-8 define a second configuration. In the default configuration the TFP is configured with an auxiliary RS-422 output. In the second configuration the TFP as configured in a daisy-chain mode (the RS-422 input is jumpered to the RS-422 output. This jumper set is intended to be used in a digital synchronization mode. At the present time this mode has not been implemented.



JUMPER LOCATION REV D & UP

JP5

In the 1-2 position this jumper places a 100

ohm load between the RS-422 input lines. In the 3-4 position the 100 ohm load is by-passed. When the TFP is the terminal device on an RS-422 daisy chain the load should be used. When the TFP is

not at the end of the chain the load should be omitted.

2.4 INSTALLATION

To install the TFP into a computer chassis follow the steps below.

Remove the IACKIN*/IACKOUT* back plane jumper for the TFP slot. This step should be performed even if TFP interrupts are not used.

bc635VME users must verify that signals on rows A and C of the P2 connector are not used for VSB or other purposes. The TFP provides signal I/O on row A and C that may produce a conflict. If a conflict does exist, a solution is to obtain a bc635VME with the P2 connector removed.

Verify that power is off and insert the TFP into the chassis, securing it in the slot by tightening the two front panel screws.

CHAPTER 3

INTERFACES

3.0 GENERAL

The TFP occupies 64 bytes in the VMEbus / VXIbus A16 address space. Refer to SECTION 2.1 for details on VMEbus base address selection, and to SECTION 2.2 for VXIbus Logical Address selection. TFP data transfers are D16 with the exception of packet I/O which allows D08(0) transfers. A glossary of key terms commonly used in the discussion of timing operation is provided below.

EPOCH

A reference time or event. Epoch often refers to a one pulse per second event.

FLYWHEEL

To maintain time or frequency accuracy as well as local resources allow when a time or frequency reference has been lost or removed.

PERIODIC

A programmable frequency which is obtained by dividing the TFP reference frequency. Periodics are sometimes referred to as 'heartbeats'. Periodics may optionally be synchronous with the 1PPS epoch if the period is expressible as a ratio of integers.

MAJOR TIME

Units of time larger than or equal to seconds. A day hr:min:sec format is usually implied.

MINOR TIME

Subsecond time to whatever resolution is supported.

PACKET

A group of bytes conforming to a defined structure. Packets are usually used in bit serial or byte serial data transmission to allow framing of the transmitted data.

3.1 DATA INPUT AND OUTPUT

Communication with the TFP is performed using a set of memory mapped registers. These registers may be read only (R), write only (W), or read/write (R/W). In some cases a read/write register is structured to support dissimilar data in the read and write directions. The table below summarizes the type of register located at each hexadecimal offset, and provides a brief description of the register function. The data format and detailed descriptions of each register are provided in the next section.

	TFP REGISTER MAP SUMMARY							
HEX OFFSET	TYPE	LABEL	FUNCTION READ / WRITE					
0	R	ID Reg.	VXIbus ID Register					
2	R	Device	VXIbus Device Type Register					
4	R/W	Status / Control	VXIbus Status / Control Registers					
6-08			reserved					
0A	R	TIMEREQ	Time Request (Time Latching Strobe)					
0C	R	TIME0	Requested Time (includes status byte)					
0 E	R	TIME1	Requested Time					
10	R	TIME2	Requested Time					
12	R	TIME3	Requested Time					
14	R	TIME4	Requested Time					
16	R	EVENT0	Event Time					
18	R/W	EVENT1 / STROBE1	Event Time / Strobe Time					
1A	R/W	EVENT2 / STROBE2	Event Time / Strobe Time					
1C	R/W	EVENT3 / STROBE3	Event Time / Strobe Time					
1E	R	EVENT4	Event Time					
20	R/W	UNLOCK	Release Lockout / Capture Time					
22	R/W	ACK	Acknowledge Register					
24	R/W	CMD	Command Register					
26	R/W	FIFO	FIFO Input / Output (D16 or D08(O))					
28	R/W	MASK	Interrupt Mask					
2A	R/W	INTSTAT	Interrupt Status					
2C	R/W	VECTOR	Interrupt Vector					
2E	R/W	LEVEL	Interrupt Level					
30-3E			reserved					

OFFSET 0x00

ID Reg.

RESET VALUE 0xFEF4

This register was implemented to satisfy the VXIbus Specification. Bit assignments are as follows.

bit #	15-14	13-12	11-0
use of field	device class	addressing modes	manufacturer's ID
TFP meaning	Register Based	A16 only	0xEF4

OFFSET 0x02

DEVICE

RESET VALUE 0xF350

This register simply contains (in the case of an A16 only device) a manufacturer's card ID.

OFFSET 0x04

STATUS

RESET VALUE OxFFFF

The TFP does not support VXIbus initialization and diagnostic features. The reset value is always returned.

OFFSET 0x04

CONTROL

RESET VALUE OxFFFE

Writing to this register with bit 0 set will deassert any pending interrupts and will clear all used bits in offsets 0x20 through 0x2E (except FIFO at offset 0x28). Writing to this register with bit 0 cleared has no effect. All other bits are ignored during a write.

OFFSET 0x0A

TIMEREO

RESET VALUE NA

Reading this register latches the current time and status into offsets 0x0C through 0x14. The value read is indeterminant.

*** WARNING ***

Many compilers will optimize out of existence an assignment made to a local variable if that variable is not used. For example, the following code snippet may not read offset 0x0A.

```
timeptr = (short *)(BASE + 0x0A); /* initialize pointer */
local_dummy = *timeptr++; /* latch the time ?? */
read_time(timeptr); /* read_the time */
```

. The following form is recommended. Use of the global prevents optimizing out.

```
timeptr = (short *) (BASE + 0x0A); /* initialize pointer */
global_dummy = *timeptr++; /* latch the time */
read_time(timeptr); /* read the time */
```

OFFSET 0x0C	TIME0	RESET VALUE NA
OFFSET 0x0E	TIME1	RESET VALUE NA
OFFSET 0x10	TIME2	RESET VALUE NA
OFFSET 0x12	TIME3	RESET VALUE NA
OFFSET 0x14	TIME4	RESET VALUE NA

For clarity the above offsets have been grouped.

bit #	15-12	11-8	7-4	3-0
TIME0 field	not defined	not defined	status (note 1)	days hundreds
TIME1 field	days tens	days units	hours tens	hours units
TIME2 field	minutes tens	minutes units	seconds tens	seconds units
TIME3 field	10E-1 seconds	10E-2 seconds	10E-3 seconds	10E-4 seconds
TIME4 field	10E-5 seconds	10E-6 seconds	10E-7 seconds	not defined

OFFSET 0x16	EVENT0	RESET VALUE NA
OFFSET 0x18	EVENT1	RESET VALUE NA
OFFSET 0x1A	EVENT2	RESET VALUE NA
OFFSET 0x1C	EVENT3	RESET VALUE NA
OFFSET 0x1E	EVENT4	RESET VALUE NA

For clarity the above offsets have been grouped.

bit #	15-12	11-8	7-4	3-0	
EVENT0 field	not defined	not defined not defined sta		days hundreds	
EVENT1 field	days tens	days units	hours tens	hours units	
EVENT2 field	minutes tens	minutes units	seconds tens	seconds units	
EVENT3 field	10E-1 seconds	10E-2 seconds	10E-3 seconds	10E-4 seconds	
EVENT4 field	10E-5 seconds	10E-6 seconds	10E-7 seconds	not defined	

note 1 bit 6 1 = frequency offset > 5E8 0 = frequency offset < 5E8

bit 5 1 = time offset > X microsec 0 = time offset < X microsec

 $(X = 5 \text{ for mode } 0 \quad X = 2 \text{ more all other modes})$

bit 4 1 = flywheeling (not locked) 0 = locked to selected reference

OFFSET 0x18	STROBE1	RESET VALUE 0xXX00
OFFSET 0x1A	STROBE2	RESET VALUE 0x0000
OFFSET 0x1C	STROBE3	RESET VALUE 0x0000

For clarity the above offsets have been grouped.

bit #	15-12	11-8	7-4	3-0
STROBE1 field	not defined	not defined	hours tens	hours units
STROBE2 field	minutes tens	utes tens minutes units		seconds units
STROBE3 field	10E-1 seconds	10E-2 seconds	10E-3 seconds	not defined

OFFSET 0x20 UNLOCK RESET VALUE NA

A read of this register releases the time capture lockout function if it has been enabled. See *CMD* OFFSET 0x24for additional details. The data read from this offset is meaningless. A write to the UNLOCK register acts as a secondary time latching strobe. Time is latched in *EVENTO* - *EVENT4*. This feature allows the host to capture two times independently.

OFFSET 0x22	ACK	RESET VALUE 0xXX00

bit#	CONTROL	FUNCTION (SET = '1' = high voltage CLEAR = '0' = low voltage)				
0	TFP HOST	SETS bit to acknowledge the receipt of a valid input packet from host CLEARS bit by writing to this register with bit 0 SET				
1		reserved				
2	TFP HOST	SETS bit when output FIFO contains a data packet. CLEARS bit by writing to this register with bit 2 SET. This bit can generate an interrupt. (see OFFSET 0x2A INTSTAT)				
3		reserved				
4	TFP HOST	SETS bit if output FIFO contains data. CLEARS bit if output FIFO empty. CLEARS output FIFO by writing to this register with bit 4 SET.				
5		reserved				
6	reserved					
7	HOST	Must write to this register with bit 7 SET to cause TFP to take action on the data packet previously written to the input FIFO.				
8-15		reserved				

This register is used to command the TFP to perform specific functions.

bit#	NAME		FUNCTION						
0	LOCKEN	Prevents	Event capture lockout (0 = disable lockout 1 = enable lockout). Prevents a new event from overwriting a previous event until an UNLOCK is performed (see OFFSET 0x20 UNLOCK).						
1	HBEN	When er	Enable periodic time capture ($0 = \text{disable } 1 = \text{enable}$). When enabled the periodic output is logically OR'ED with the event input, and the time of the periodic may be read in $EVENT0 - EVENT4$.						
2	EVSENSE	Event ca	Event capture sense select (0 = rising edge 1= falling edge)						
3	EVENTEN	Event ca	Event capture enable (0 = disable 1 = enable)						
4	STREN	Time co	incidence	output st	robe enal	ole $(0 = d)$	isable 1	= enable)	
5	STRMODE			use majo itput strob			1 = use m second.	ninor time	only)
6	FREQSEL0	0	10	1	5	0	1	1	1
7	FREQSEL1	0	MILE MILE MILE						
8-15	reserved								

OFFSET 0x26

FIFO

RESET VALUE NA

Reads take data from the output FIFO. Writes place data into the input FIFO. Both the input FIFO and the output FIFO may also be accessed via D08(O) at offset 0x27. Each FIFO has a depth of 512 bytes.

Data must be written to and read from the FIFO in the following data packet format.

byte 1	0x01	header byte (ASCII SOH)
byte 2	'A' thru 'Z'	idbyte (defined in CHAPTER 4)
byte 3	data	always ASCII i.e. $0 = 0x30$
byte 4	data	
•	•	the number of data bytes varies
byte N	data	
byte N+1	0x17	tail byte (ASCII ETB)

bit #	INT#	SOURCE OF INTERRUPT
0	0	External event input has occurred
1	1	Periodic pulse output has occurred
2	2	Time coincidence strobe has occurred
3	3	The one pulse per second (1PPS) output has occurred
4	4	A data packet is available in the output FIFO
5-15		reserved

An interrupt source is enabled by writing a '1' to the mask bit corresponding to that source. An interrupt source is disabled by writing a '0' to the mask bit corresponding to that source.

OFFSET 0x2A

INTSTAT

RESET VALUE 0xXX00

The INTSTAT register has the same basic structure as the MASK register. The TFP sets bits 0 through 4 of this register depending upon which of the interrupt source generated the interrupt. The INTSTAT register bits are set regardless of the state of the mask bits. This feature allows the host to poll for the occurrence of the interrupt sources. INTSTAT bits are cleared by writing to the INTSTAT register with the correspond bit(s) set.

*** WARNING ***

It is the transition of an *INTSTAT* bit from a zero to a one that causes an interrupt to be generated (assuming, of course, that the corresponding *MASK* bit was set). If the bit in the *INTSTAT* register is not cleared by the host it is not possible to generate a second interrupt. It is good programming practice to clear the *INTSTAT* register immediately after interrupts have been enabled.

OFFSET 0x2C

VECTOR

RESET VALUE 0xXX00

The VECTOR register holds the 8 bit Status / ID byte that the TFP will return during interrupt acknowledge cycles for VMEbus applications.

The *LEVEL* register selects the level at which an interrupt will be generated. Only bits 0 through 2 are used. These bits are encoded as follows:

<u>bit</u>	2	_1_	0	IRQ LEVEL
	0	0	0	disabled
	0	0	1	IRQ1
	0	1	0	IRQ2
	0	1	1	IRQ3
	1	0	0	IRQ4
	1	0	1	IRQ5
	1	1	0	IRQ6
	1	1	1	IRQ7

FIFO DATA PACKETS

4.0 GENERAL

Communication with the TFP is performed using a byte serial data packet protocol. The packet bytes are read from and written to the TFP using D08(O) transfers at offset 0x27 or D16 transfers at offset 0x26. If the case of a D16 transfer only the low order byte is used. The packet structure is defined in CHAPTER 3 Section 3.1 OFFSET 0x26.

4.1 WRITING DATA PACKETS

The following steps should be followed when loading data packets to the TFP. Failure to perform one or more of these steps correctly is a common reason for customer support calls.

Write the packet to the input FIFO.

Clear bit 0 of the ACK register by writing 0x01 to the ACK register.

Inform the TFP that an input packet is available by writing 0x80 to the ACK register.

The TFP will set bit 0 of the ACK register when the packet is processed.

When the host sets bits 7 of the ACK register an interrupt to the TFP CPU is generated. The TFP service routine performs minimalist packet integrity checking. The TFP checks that the first packet byte is 0x01 (ASCII SOH). If the SOH is found the TFP loads FIFO data into an input buffer until a byte value of 0x17 (ASCII ETB) is found. The packet is then processed in accordance with the idbyte value. When processing is complete the TFP sets bit 1 of the ACK register, clears the input FIFO, and resumes its previous task. If an SOH is not the first packet byte or if more than 40 bytes are read before encountering an ETB or if the idbyte value is invalid, then TFP clears the FIFO, sets bits 1 of the ACK register, and resumes its previous task.

4.1.1 PACKET 'A' - SELECT TFP OPERATIONAL MODE

This packet contains a single data byte ('0' through '7') which defines the TFP operational mode. The modes are enumerated below.

MODE 0 TIMECODE DECODING MODE

The TFP uses an input timecode as the timing reference. The following codes are supported (see packet 'H'): IRIGA, IRIGB, 2137, XR3, and NASA36. Both modulated carrier and DC level shift formats are supported (DC level shift is not supported for 2137 or XR3 codes). The TFP locks its crystal oscillator to the input code rate. The oscillator has a control range of +/- 30 PPM for the standard DIP version, and +/- 2 PPM for the optional oven version. If the input code is outside these limits the TFP will exhibit periodic slips (if the TFP reference deviates from the input source by more than +/- 1 millisecond a forced jamsync is performed). If the input code is lost or removed the TFP will continue to 'flywheel' at the last known code rate. Typical accuracy is 5 parts in 10E7

(2 milliseconds of drift per hour).

MODE 1 FREE RUNNING MODE

This mode is virtually the same as mode 2. Without a 1PPS input the TFP runs at the last known oscillator frequency. Major time can be set with the 'B' packet. The TFP timebase can be adjusted with packet 'D'.

MODE 2 EXTERNAL 1 PPS MODE

The TFP synchronizes to the signal on the 1PPS input. Major time can be loaded with the 'B' packet. The acquisition range is the same as described in mode 0.

MODE 3 REAL TIME CLOCK MODE

The TFP synchronizes to the onboard real time clock (RTC) IC, and the major time is also derived from the clock IC. The RTC is battery backed. This mode is not recommended when using the oven oscillator because the accuracy of the RTC is not high enough to ensure that the oven will be able to track it with slippages. See Mode 0 description.

MODE 4 DIGITAL SYNC MODE

This mode is not implemented.

MODE 5 GPS MODE WITH GPS RECEIVER ONBOARD

The TFP only supports this mode in the bc735VME / bc357VXI configuration. It currently available in only a double wide 6U form factor.

MODE 6 GPS MODE WITH GPS RECEIVER LOCATED IN THE ANTENNA

This is an optional mode available with the bc637VME / bc357VXI configuration. It is described in a separate manual.

MODE 7 DIAGNOSTIC AND DEFAULT SETTING MODE

Initially this mode was provided to allow the TFP to be photographed. The LED display is loaded with static time 12:34:56. As more battery backed parameters were added it became useful to use this mode as a means of setting all battery backed data to standard defaults. This data and the default values established by mode 7 are as follows.

VARIABLE	DEFAULT	DESCRIPTION
mode	0	TFP operational mode
timecode	IRIGB	reference timecode expected
format	modulated	modulated timecode expected
gencode	IRIGB	TFP generates IRIGB
path	1	path selection variable (see 'P' packet)
local	0	local time offset (GPS modes only)
accum	32000	VCXO DAC value (nominally centered)
leapsec	0	GPS to UTC leap second correction (only used in GPS modes)

The diagnostic utility of this mode resides in the fact that the operator can immediately determine if the host program is communicating properly with the TFP by simply observing the display. To borrow from the classic K&R. To make 12:34:56 appear "you have to be able to create the program text, compile it, run it, and find out where your output went. With these mechanical details mastered, everything else is comparatively easy."

4.1.2 PACKET 'B' SET MAJOR TIME

In mode 1 and mode 2 the only way to set major time is using this packet. It is not likely that this packet would be used in any other mode since all other modes derive major time from the timing reference signal. The packet format is as follows:

byte	1	SOH
byte	2	'B'
byte	3	days hundreds
byte	4	days tens
byte	5	days units (Jan 1 is defined as day 001)
byte	6	hours tens
byte	7	hours units
byte	8	minutes tens
byte	9	minutes units
byte	10	seconds tens
byte	11	seconds units
byte	12	ETB

Note: All data fields must be ASCII.

The time loaded by packet 'B' will not be used until the 1 second epoch following the load. The TFP increments the time before loading it to output buffer registers. The time is incremented at approximately 900 milliseconds into the current frame, and the buffer registers are loaded 950 milliseconds into the current frame. The buffer registers are transferred to a set of holding registers synchronously with the 1PPS output. The time loaded by packet 'B' should be input well in advance of the 918 millisecond point in the frame, and should reference the current frame.

4.1.3 PACKET 'C' COMMAND INPUT

This packet has a single data byte and is used to direct the TPF to take the specific actions below.

'1'	not used	(warmstart on early software versions)
'2'	software reset	vectors TFP CPU to power on reset point
'3'	jamsynch	force TFP minor time to zero on the next 1PPS input
'4'	not used	(jamsynch lockout on early software versions)
'5'	buf to RTC	load current time to the Real Time Clock IC
'6'	variables	dumps battery backed RAM to FIFO (factory use only)

4.1.4 PACKET 'D' LOAD D/A CONVERTER

The TFP reference crystal oscillator is voltage controlled using the buffered output of a 16 bit D/A converter as the controlling voltage. Packet 'D' allows the user to directly load a 16 bit value to the D/A converter. This feature would allow a user to fine tune the TFP timebase in the free running mode. We are not aware of any other use for this packet in normal operation. Since this voltage is routed out of the TFP via pin 9 on the J1 connector to allow external oscillators to be disciplined, it would provide a means to devise a frequency control algorithm independent of the TFP. The format is shown below. (See also bit 3 of the path byte loaded by the 'P' packet.)

byte	1	SOH
byte	2	'D'
byte	3	'0' - 'F' bits 12-15
byte	4	'0' - 'F' bits 08-11
byte	5	'0' - 'F' bits 04-07
byte	6	'0' - 'F' bits 01-03
byte	7	ETB

Note: As always, data is in ASCII.

4.1.5 PACKET 'F' HEARTBEAT (PERIODIC) CONTROL

This packet establishes the frequency of the TFP output periodics. The number of output pulses is defined by the following equation.

```
N = 10,000,000 / (n1 * n2)

where N = output pulses per second

n1 = a programmable number in the range of 2 to 65535

n2 = a programmable number in the range of 2 to 65535
```

The 'F' packet establishes the value of n1 and n2. There is a one byte qualifier associated with the 'F' packet. This qualifier allows the periodics to be asynchronous or synchronous with respect to the 1 PPS epoch. If the synchronous format is chosen n1 and n2 must be selected such that N is an integer.

The duty cycle of the output waveform is dependent on the particular values of n1 and n2 selected; divider n2 physically follows divider n1. The following example serves as an illustration. If n1 * n2 = 20, the output frequency is 500kHz. If n1 is selected as 10 and n2 is selected as 2 a square wave is output since the last divider is a divide by 2. If n1 is selected as 2 and n2 is selected as 10 the output waveform is a pulse train with a one tenth duty cycle.

The packet 'F' format is as follows:

```
byte
       1
               SOH
       2
byte
byte
       3
               '2' for asynchronous '5' for synchronous
               '0' - 'F" m1 bits 12-15
byte
       4
       5
               '0' - 'F' m1 bits 08-11
byte
               '0' - 'F' m1 bits 04-07
byte
       6
       7
               '0' - 'F' m1 bits 00-03
byte
byte
       8
               '0' - 'F' m2 bits 12-15
       9
               '0' - 'F' m2 bits 08-11
byte
               '0' - 'F' m2 bits 04-07
byte
       10
               '0' - 'F' m2 bits 00-03
byte
       11
       12
               ETB
byte
```

If a '2' (asynchronous) qualifier is used then the values of n1 and n2 are the same as the packet values m and m2. If the '5' (synchronous) qualifier is used, then the values of n1 and n2 are equal of packet values m+1 and m2+1 respectively. For example, if a synchronous 500KHz square wave is desired then the qualifier byte is '5', m=9, and m2=1. Additional insight into the operation of the counter can be gained by reading the INTEL documentation for the 82C54 integrated circuit. The '2' and '5' qualifiers correspond to the INTEL defined modes 2 and 5.

4.1.6 PACKET 'G' OFFSET CONTROL

It is frequently desired to program an offset into the basic TFP timekeeping functions relative to the reference input. For example, if the reference input is an IRIGB timecode, there may be significant cable delay between the IRIGB generator and the TFP location. Packet 'G' allows this time difference to be removed by inserting the known amount of offset between the IRIGB reference and TFP locations. The offset is programmable in units of 100 nanoseconds, and may be positive or negative. The format is shown below.

```
SOH
byte
       1
byte
       2
               'G'
byte
       3
               '+' or '-' advance or retard
              '0' - '9' BCD millisecond hundreds
byte
       4
       5
              '0' - '9' BCD millisecond tens
byte
              '0' - '9' BCD millisecond units
byte
       6
       7
byte
              '0' - '9' BCD microsecond hundreds
       8
              '0' - '9' BCD microsecond tens
byte
       9
              '0' - '9' BCD microsecond units
byte
       10
              '0' - '9' BCD nanosecond hundreds
byte
byte
       11
              ETB
```

For the IRIGB scenario described above a positive offset should be used.

*** WARNING ***

If offsets larger than +/- 990 microseconds are used, then the TFP jamsynch feature must be turned off using packet 'P'. The reason for this requirement is that under normal operation if a difference between the reference time and the TFP time is detected to be greater than +/- 1 millisecond the TFP timebase is "jammed" to the reference time so that a lengthy steering process is avoided.

4.1.7 PACKET 'H' SET TIMECODE FORMAT FOR MODE 0

Packet 'H' allows the host to select the timecode format and modulation type. The packet format is as follows. The timecode format and modulation values are maintained in battery backed RAM.

byte 1 SOH
byte 2 'H'
byte 3 format
byte 4 modulation
byte 4 ETB

format choices

'A' IRIGA

'B' IRIGB

'C' 2137 (XR3 with 100Hz symbol rate)

'N' NASA36

'X' XR3 (25Hz symbol rate)

modulation choices

'M' amplitude modulated sinewave

'D' pulse code modulation (DC level shift)

DC level shift not is supported for 2137 and XR3 codes.

4.1.8 PACKET 'I' CLOCK SOURCE SELECT

Packet 'I' is used to select the clock source for the TFP. The TFP uses a frequency of 10MHz for all timing functions. The 10 MHZ be may derived from the TFP VCXO or it may be supplied from an external oscillator via J1 pin#1 or P2 pin#C22. The packet format is as follows.

byte 1 SOH
byte 2 'I'
byte 3 'E' or 'I' External or Internal
byte 4 ETB

On power on the TFP always defaults to the internal oscillator selection.

4.1.9 PACKET 'J' SEND DATA TO GPS RECEIVER

The format and content variations are discussed in a separate manual.

4.1.10 PACKET 'K' SELECT GENERATOR CODE

The timecode generated by the TFP is selected by packet 'K'. Only two options are available as described below. The generator code type is maintained in battery backed RAM.

byte	1	SOH
byte	2	'K'
byte	3	code
byte	4	ETB

code options

'B' generate IRIGB amplitude modulated and DC level shift

'H' generate IRIGH DC level shift only

4.1.11 PACKET 'L' SET REAL TIME CLOCK

This packet loads the battery backed real time clock IC which is used as the source of major time and 1PPS epoch when mode 3 is selected. The format is shown below.

byte	1	SOH
byte	2	'L'
byte	3	years tens
byte	4	years units
byte	5	months tens
byte	6	months units (January = month 1)
byte	7	day of month tens
byte	8	day of month units
byte	9	hours tens
byte	10	hours units
byte	11	minutes tens
byte	12	minutes units
byte	13	seconds tens
byte	14	seconds units
byte	15	ETB

As usual all data is in the ASCII format. The TFP need not be in mode 3 when packet 'L' is downloaded.

4.1.12 PACKET 'M' LOCAL TIME OFFSET SELECT

This packet allows time to be displayed with an hour offset. This situation usually arises when the source of time is in a UTC (Universal Time Coordinated) format and the local time is desired to be displayed. The offset only applies to the hours digits. The format is as follows.

```
SOH
byte
       2
byte
               'M'
       3
byte
               sign
                      '+' or '-'
byte
       4
               hours tens
       5
byte
               hours units
ETB
```

The hours are in range from -12 to +12. A positive sign is from the prime meridian heading East, and a negative sign is used from the prime meridian heading West. For example, Eastern Standard Time would be -05 relative to UTC.

4.1.13 PACKET 'O' REQUEST DATA FROM THE TFP

This packet is used to request data from the TFP which is not available via the register interfaces. It was added a 'catch all' packet for universal data transfer. This packet has been created with a very extensible format, and additional data will be made available as customer needs and suggestions are addressed. Currently three different data packets may be requested using the 'O' packet. The formats are as follows:

REQUEST FORMAT

byte	1	SOH
byte	2	'O'
byte	3	'0' or '1' or '2'
byte	4	ETB

RESPONSE FORMAT '0' REQUEST RTC TIME (SEE PACKET 'L')

		~
byte	1	SOH
byte	2	'o' (lower case letter)
byte	3	'0'
byte	4	years tens
byte	5	years units
byte	6	months tens
byte	7	months units
byte	8	day of month tens
byte	9	day of month units
byte	10	hours tens
byte	11	hours units
byte	12	minutes tens
byte	13	minutes units
byte	14	seconds tens

```
byte 15 seconds units
byte 16 ETB
```

RESPONSE FORMAT '1' REQUEST CURRENT D to A VALUE

```
SOH
byte
        1
                '0'
byte
       2
                        (lower case letter)
                '1'
byte
       3
       4
                '0' - 'F' bits 12-15
byte
               '0' - 'F' bits 08-11
byte
byte
       6
               '0' - 'F' bits 04-07
byte
       7
               '0' - 'F' bits 00-03
```

byte 8 ETB

RESPONSE FORMAT '2' REQUEST LEAP SECONDS (currently GPS specific)

byte	1	SOH	
byte	2	'o' (lower case lette	r)
byte	3	'2'	
byte	4	leap second tens	
byte	5	leap second units	
byte	6	ETB	

RESPONSE FORMAT '3' REQUEST RTC YEAR

byte	1	SOH		
byte	2	'o' (lower case letter)	1	
byte	3	'3'		
byte	4	RTC year tens		
byte	5	RTC year units		
hvte	6	FTR		

RESPONSE FORMAT '4' REQUEST YEAR

byte	I	SOH		
byte	2	'o'	(lower case letter)	
byte	3	'4'		
byte	4	year tens		
byte	5	year units		
byte	6	ETB		

The TFP signals a packet ready condition by setting bit2 in the ACK register. It is the responsibility of the host to clear this bit by writing to the ACK register with bit2 set.

4.1.14 PACKET 'P' PATH SELECTION

The term path selection is not the best descriptor for the action of this packet. It might better be called a switch or branch selector. The purpose of this packet is to allow the user to exercise control over certain TFP processes. The path packet is used to download a single byte. Each bit in the byte has a toggling action relative to a TFP function. The format is described below.

```
byte 1 SOH
byte 2 'P'
byte 3 '0' - 'F' path upper nibble
byte 4 '0' - 'F' path lower nibble
byte 4 ETB
```

upper nibble bit definitions:

```
bit 3 0 = normal time format 1 = long second format <1>
bit 2 0 = no broadcast of RTC 1 = broadcast packet 'o' '3' each second
bit 1 0 = use GPS leap seconds 1 = ignore GPS leap seconds
bit 0 0 = FIFO echo off 1 = FIFO echo on
```

lower nibble definitions:

```
bit 3 0 = enable TFP disciplining 1 = disable TFP discipline
bit 2 0 = enable jamsynch 1 = disable jamsynch
bit 1 0 = leap year off 1 = leap year on
bit 0 not used (previously enabled diagnostics which are now always off)
```

4.1.15 PACKET 'Q' SET DISCIPLINING GAIN

This packet allows the gain and sense of the disciplining process to be set via the host bus. Originally this feature was used for Bancomm developmental purposes, bit it would also be indispensable to anyone attempting to discipline an external oscillator using the TFP. The format is as follows.

```
SOH
byte
       1
byte
       2
               'O'
               '0' - 'F' least significant nibble
byte
byte
      4
               '0' - 'F' most significant nibble
byte
       5
               sense '1' = positive '0' = negative
               ETB
byte
```

4.1.16 PACKET 'S' SET YEAR

This packet allows user to set year in modes 0, 1 and 2.

```
byte 1 SOH
byte 2 'R'
byte 3 year tens
byte 4 year units
byte 5 ETB
```

<1> TIME0 thru TIME4 contain atomic seconds since January 6th 1980. Use only in GPS modes.

PROGRAMMING EXAMPLES

5.0 GENERAL

The example code fragments in this chapter are written in the C programming language. The examples have been tested at Bancomm, and should be transportable to most programming environments. A system dependent base address is defined below where 'YYYY' indicates a 64 kbyte page of memory used for A16 data and 'SSSS' indicates the SW1 and SW2 switch settings.

#define BASE

0xYYYYSSSS

The following definitions pertain to FIFO data transfer.

```
#define SOH 0x01
#define ETB 0x17
#define FIFO (short*)(BASE+0x27)
```

The following global variables are also declared and used throughout this chapter.

```
short dummy, *readptr, time[5];
long i;
```

5.1 READING TIME ON DEMAND

The following example reads the time from the TFP registers *TIME0 thru TIME4* and loads this data into the array time[]. Note that the time is latched by reading the *TIMEREQ* register, and that the register is assigned to a global variable. In most cases assignment to a global avoids the possibility that the dummy read operation will be removed by an optimizing compiler (beware).

```
readptr = (short^*)(BASE + 0x0A); /* initialize pointer */
dummy = *readptr++; /* latch time increment pointer */
for(i=0; i<5; i++) time[i] = *readptr++; /* read the time registers */
```

5.2 EXTERNAL EVENT TIME CAPTURE

This example sets up the TFP event capture to occur on a rising edge and generate an interrupt. The time capture lockout mechanism is also used.

```
#define EVENTO (short*)(BASE+0x16)
#define CMD (short*)(BASE+0x24)
#define VECTOR (short*)(BASE+0x2C)
#define MASK (short*)(BASE+0x28)
#define INTSTAT (short*)(BASE+0x2A)
#define LEVEL (short*)(BASE+0X2E)
#define UNLOCK (short*)(BASE+0x20)
```

/* INITIALIZE TFP EVENT HARDWARE */ *CMD = 0x09: /* enable event and lockout */ /* interrupt vector */ *VECTOR = 0x40; /* interrupt level set */ *LEVEL = 0x03: /* clear INSTAT bit */ *INSTAT = 0x01; /* enable the interrupt */ *MASK = 0x01; /* INTERRUPT SERVICE ROUTINE FRAGMENT */ readptr = EVENT0; for(i=0; i<5; i++) time[i] = *readptr++;dummy = *UNLOCK;/* release capture lockout */ /* clear INSTAT bit */

5.3 PROGRAM PERIODIC FREQUENCY OF 1000 HZ

*INTSTAT = 0x01;

This example uses a generalized send packet() function to program a 1000 Hz output periodic synchronized to the TFP 1 PPS epoch.

```
(short*)(BASE+0x22)
#define ACK
void send packet(char *charptr)
      *FIFO = SOH:
      while(*charptr) *FIFO = *charptr++; /* load body of packet */
      *FIFO = ETB;
                                          /* command TFP & clear ACK */
      *ACK = 0x81:
                                          /* wait for TFP acknowledge */
      while(!(*ACK & 0x01));
/* CODE FRAGMENT WHICH SETS PERIODIC */
                                    /* 0x0063 = 99 = (100-1) */
      send packet("F500630063");
```

5.4 SET MODE 1 AND THE MAJOR TIME

This example selects the free running mode and sets the TFP major time. Using the 'B' packet.

```
send packet("A1");
                                        /* select mode 1 */
                                        /* clear INSTAT 1PPS bit */
*INSTAT = 0x08:
while(!(*INSTAT & 0x08); /* wait for 1PPS */
send_packet("B123112233"); /* set the days thru s
                                        /* set the days thru seconds */
```

5.5 SELECT MODE 0 (IRIGB) AND ADVANCE TFP 2.5 MILLISECONDS

The following code fragment selects the mode, timecode, and offset. The last 'P' packet is used to disable jamsynchs since the required offset is larger than 990 microseconds. See the 'G' packet description for additional details on the jamsynch function.

```
send_packet("A0"); /* select mode 0 */
send_packet("HB"); /* select IRIGB timecode */
send_packet("G+0025000"); /* advance 2.5 milliseconds */
send_packet("P04"); /* disable jamsynchs */
```

This Page Intentionally Left Blank

INPUTS AND OUTPUTS

6.0 INPUTS AND OUTPUTS

Front panel I/O consists of an LED time and status display, a BNC timecode input, a BNC timecode output, a 15 pin 'D' plug, and a 15 pin 'D' socket..

The current TFP time *hr:min:sec* is displayed using seven segment LED digits. If the TFP is flywheeling the digit decimal points are also illuminated. The time display is incremented at 990 milliseconds into the current frame. (One customer measured the LED radix point with a photo diode and reported that it was indeed early!)

Timecode is input using BNC connector J3. Input amplitudes from 0.5 to 5 volts peak to peak are accommodated. Timecode is output on BNC connector J2. The output amplitude is adjustable using 10 turn potentiometer VR1 located just below J2 and accessible with the TFP in place. The signals on socket J1 and plug J4 are summarized in the table below.

SIGNALS ON J1 15 PIN 'DS'		SIGNALS ON J4 15 PIN 'DP'	
PIN	SIGNAL	PIN	SIGNAL
1	external 10 MHz input	1	RS-422 Rx(+)
2	ground	2	RS-422 Rx(-)
3	strobe output	3	RS-422 Tx(+)
4	1 PPS output	4	RS-422 Tx(-)
5	timecode output (AM)	5	ground
6	external event input	6	not used
7	timecode input	7	GPS 1PPS
8	timecode return	8	GPS RS-422 Rx(+)
9	oscillator control output	9	GPS RS-422 Rx(-)
10	not used	10	ground
11	timecode output (DCLS)	11	GPS RS-422 Tx(-)
12	ground	12	GPS RS-422 Tx(+)
13	1,5,10 MHz output	13	not used
14	external 1PPS input	14	ground
15	periodics output	15	GPS +12 VDC

The following TFP specific signals are available on the P2 connector.

TFP	TFP SIGNALS ON VMEbus P2				
PIN	SIGNAL				
C1	timecode input				
C2	timecode return				
C3	timecode output (DCLS)				
C4	timecode output (AM)				
C6	external event input				
C8	strobe output				
С9	periodic output				
C10	external 1PPS input				
C11	1PPS output				
C12	1,5,10 MHz output				
C22	10MHz input				
C24	oscillator control output				
C18 C20	RS-422 Tx(+) Rx(+)				
A18 A20	RS-422 Tx(-) Rx(-)				
A26	RS-422 Rx(-) GPS (Note 1)				
C26	RS-422 Rx(+) GPS (Note 1)				
A28	GPS 1PPS (Note 1)				

Note 1: Hardware Rev. E and later

CHAPTER 7

REVISION HISTORY

7.0 GENERAL

This chapter summarizes the TFP hardware revisions and compatibility issues.

REV. A

The original hardware release. This version had a wiring error between the TFP CPU data bus and the Maxim 7218C LED display driver IC. Basically the data lines were inverted in a high order to low order bit sense. The problem was fixed by rearranging the bits in the firmware before downloading to the Maxim IC.

REV. B

Fixed wiring error in REV. A

REV. C

The 15 pin 'D' plug connector was added to allow the ACUTIME GPS antenna to be used. RJ11 connectors J4 and J5 were removed. The reference designators on the silk screen were reordered at this time.

REV. D

Two filter capacitors were added. These capacitors were parallel with other components on previous revisions.

REV. E

An oven oscillator option was added and the transformer coupling option was removed. Additional signals were routed to the P2 connector. A pull down resistor was added to the INTACK line to prevent indeterminant state before LCA's are loaded. A board stiffener was added.

This Page Intentionally Left Blank


CHAPTER 8


DRAWING SET


8.0 GENERAL


This chapter contains the schematic diagram, assembly drawing, and parts list for the bc635VME/bc350VXI Time and Frequency Processor.


This Page Intentionally Left Blank














REVISIONS						
LTR	DESCRIPTION	DATE	APVD			
Α	FIRST PRODUCTION RELEASE	09 APR 92	J.F.			
В	REV PER ECO# 206	01 MAY 92	J.F.			
С	REV PER ECO# 211	17 JUL 92	D.W.			
D	REV PER ECO# 216	15 OCT 92	D.W.			
E	REV PER ECO# 230	25 OCT 93	D.W.			
,						

CAS REPCACEMENT CHIP CAES 1100 9501286 RAME 9501243 PER BRUCAM TECH SUPER 1-800-348-0648 2-MAR-93 & 10:45A

UC200 FILE: A635_E1.SCH	Datum Inc BANCOMM DIVISION				
DRWN BY: JWL	ASSY, bc635VME/bc350VXI				
DATE: 24 OCT 93 TIME & FREQUENCY PROCESOR					
APP. BY:	SHEET: 1 OF 2 11603 - E				

03-17-19	74								
S UC AS	0PT	BC P/N	DATUM P/N	HAMF P/N	HANGFACTURER	VALUE	DESCRIPTION	9TY	REF DESIB.
200		1420007		8500-6-1.0	CCI		PC BOARD STIFFENER	_	NONE
200		1501220	0227-0220	SCOMSCC220J	ARCO	22 PF, 300V	DIPPED MICA CAPACITOR		C17
200		1202229	0219-0336	336RMR025M	IC	33 MF, 35V	ALUMINUM ELECTROLYTIC CAP.		C6,24,43,61,62,63 C5
200		1504105	199910319035	196010519035HA1	SPRAGUE AVI	1.0 MF, 35V 1500 PF, 100V	TANTALUM CAP, RADIAL LEADS NONO CERANIC CAPACITOR .2 R/L		C21,22
200 200		1506152 1506153		SR211C132KAA SR211C153KAA	AVI	15000 PF, 100V	HONO CERAMIC CAPACITOR .2 A/L		C19
200		1504332		SR211C332KAA	AVI	3300 PF, 100V	HONO CERAMIC CAPACITOR .2 R/L	1	C10
200		1509102		SR211A102JAA	AVI	1000 PF, 100V	HONO CERANIC CAPACITOR .2R/L	_	C27
200		1512103		TZ03R300ER	MURATA	0-30 PF	CERANIC TRINNING CAP, ABJ.		C23
200			CZ80C104MM	HD015E104HAA	AVI/67349	0.1 MF, 50V	BIP GUARB CAPACITOR		C1-4,7-16,20,25,26,28-42,44-60 PCD1
200		1701200		11602E	BANCOMM DIV, DATUM AMPHENOL	PC922AME\220AII	PRINTED CIRCUIT BOARD FRONT HAT BAC BULKHEAD RECEP.		12,3
200 200		2101003 2104001	1704-1094-1	913346	ERN1	96 PD9	SIR COMMECTOR, MALE		P1
200			1702-6002-10		SH (CONNECTORS)	10 POS	CONTACT HEADER	1	16
200		2117061		TS#-130-07-8-#	SANTEC	2130 POS	STRAIGHT TERMINAL STRIP	-	JP1-3,5=2x2,JP4=2I4
200		2124115		745393-1	SIP	15 POS	'B' SOCKET, .318 RTANG PCBMIT		J1 .
200		2148010		10-2022-90C	ARIES	10 POS	RTANS PCD NOUNT, LED SOCKET		091-6 Ref U27
200			1708-3518	824-A6310	AUGAT AMDON/SPECIRA	24 POS 20 POS	SLIM DIP SOCKET DIP SOCKET		REF U10,15,21,28,30,38
200 200		2150020 2150024	1708-0320	10620-01-445	ANDON/SPECIAL	24 POS	DIP SOCKET		REF UZA
200		2150029		10428-01-445	AMDOM/SPECIRA	28 POS	DIP SOCKET	1	REF U23
200		2152028	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	641746-2	AIP .	28 POS	PLCC REC CHIP CARRIER		REF U24,25
200		2152032		021665-1	AMP	32 POS	PLCC REC CHIP CARRIER		REF U12,13
200		2152052		64174 8- 2	AMP	52 POS	PLCC REC CHIP CARRIER		REF U22
200		2152084	643066-2	PLCC-84-AGH	ADAM TECH	04 POS	PLCC REC CHIP CARRIER		REF U31,32,33
200		2172015		HBL15-PL-B	ABAM TECH\SPECTRA	15 POS	HB B-SUB, .350 RTAME PORT HALE		J4 Y1
200		2302007	EC\$2100-8.00	95-VT-300	SEIKO Bigi-key	32.768 Khz 8MHz	CRYSTAL HALF SIZE TTL/CHOS CLOCK DSC		017
200 200		2306008 2401611	EC32100-0.00	114058	BANCORN DEV. DATUM	bc435V	FRONT PANEL		BKT1
200		2404600		VME-6U-1450	PHILLIPS COMPONENTS		VHE EITRACTOR HANDLES KIT	i	DKT1
200		2802002		3341-19	2M		JACK SCREW KIT		J1,4
200		3703002		LTS360HR	LITEON	H]-DR]SHT	7 SEBMENT DISPLRY, 0.36 INCH		REF: D51-6
200		3902001		PMB4.8-15-H3	PLAINVIEW INC.	4. 6 V	NICAD PCHNT BATTERY		B1
200		4305030		RIE030	RAYCHEN	*** ***	POLYSWITCH	_	TD1 R2,14
200			0102-0101 0102-0102	RC07GF101J RC07GF102J	ALLEN BRADLEY ALLEN BRADLEY		FIXED RESISTOR FIXED RESISTOR	i	
200 200			0102-0102	RC076F103J	ALLEN BRADLEY		FIXED RESISTOR		R5,6,7,13,16,18,20,22,26
200			0102-0104	RC076F104J	ALLEN BRADLEY	100 K DHH, 1/4N			RE,19
200			0102-0123	RC076F123J	ALLEN BRADLEY		FIXED RESISTOR	1	R3
200		4701204	0102-0204	RC076F204J	ALLEN BRADLEY		FIXED RESISTOR	1	
200		4701240		RC076F24OJ	ALLEN BRADLEY		FIXED RESISTOR		R23
200			0102-0332	RC076F332J	ALLEN BRADLEY		FITED RESISTOR		R12 R9,10
200			0102-0393	RC076F393J	ALLEN BRADLEY ALLEN BRADLEY		FIXED RESISTOR FIXED RESISTOR		R11,15
200 200			0102-0471 0102-0472	RC076F471J RC076F472J	ALLEN BRADLEY	4.7 K OHN, 1/48	FIXED RESISTOR		R24,25
200			0102-0513	RC076F513J	ALLEH BRADLEY		FIXED RESISTOR		R17,21
200		4703103		729103	BECKHAR		SINGLE TURN POTENTIONETER	1	VA2
200		4704102		STPRIK	BECKNAM	1 K OHM, 1/2W	POTENTIONETER	_	VR1
200		4705103		710A103	ALLEN BRADLEY	10 K DHM, 1/80	C-SIP RESISTORS, 10 PIR 'I'		RP1,2,3
200		4001002		2K2222			NPM SMITCHING/AMPLIFIER (TOIS)		61
200		4802002		2M2907A	MOTOROLA	3P 9 PKS	PHP SWITCHING/AMPLIFIER (TOIR)		6 2
200		4803001	0200-0207	[9714	PAAVUTI		SILICON DIODE		CR1,2 SW2
200		5108001		765304 765308	SRAYHILL SRAYHILL		APST DIP SWITCH		SWI
200 200		5108002 9002510		74ACT14	RCA	14P BIP PKB	HEI SCHMITT INVERTER		U11,16
200		1004858		M174F374H	MATICHAL	20P DIP PKB	OCTAL D FLIP FLOP	1	U36
200			0301-HC37-3		VANTOUS	20P DIP PKE	OCTAL D TRANSPARENT LATCH, T/S	2	U14,20
200		9015940		8M74AL5688N	TI	20P BIP PKB	8 BIT MAGNITUDE COMPARATOR		N22
200		9102003		MC6BHC11E0FN	MOTOROLA	SZP PLCC PKB	MICROCOMPUTER	-	U22 (SKT)
200		9103036		#\$M62429R9/65-VK		19P BIP PKG	REAL TIME CLOCK/CALENDAR PROGRAMMABLE COUNTER TIMER		U9 U24 (SKT)
200 200		9103040 9201030		82C54-2 NC34064P-5	INTEL MOTOROLA	28P PLCC PKS 3P CASE29-04 PKS	UNBERVOLTASE SENSING DEVICE		\$3
200		9203005		ADSSBJN	ANALOG	16P BIP PKS	B BIT DACPORT		U19
200		7203030		AB569JP	AMALOG DEVICES	28P PLCC PKB	16-BIT MONITONIC Y/B DAC		U25 (SKT)
200			0301-7218-1	ICM7218CIPI	MAZIM		8 BIBIT LED DISPLAY DRIVER		03
200		9207070		SN7515BP	TI.	ORP DIP PKB	BUAL 50 OHM TTL LINE BRIVER		U7
200		9207079		\$N751799	TI	ORP BIP PKS	DIFF DRIVER/RECIVER PAIR OCTAL DUFFER/LINE DRIVER		U1,4 U29
200			0301-HC24-4	74HC244	HATIONAL TI	20P BIP PKB 20P BIP PKB	OCTAL BUS TRANSCEIVER		U34,37
200 200		9207920 9207925		SM74ALS245A-1N SM74ALS641A-1N	TI	20P DIP PKS	OCTAL BUS TRANSCEIVER		u39
200		9306007		LM6321N	MATICHAL	OSP DIP PKS	HIGH SPEED BUFFER	ī	U2
200			0301-0082	TL082	TI	OSP DIP PKS	DUAL BIPOLAR JEET OF AMP		US .
200		9307030		IR2212CP	EIAR	16P SIP PKS	PHASE LOCKED LOOP		U5
200		7313005		AD586JG	ANALOG DEVICES	OOP BIP PKS	HIGH-PRECISION SV REF.		U18
200		9404010		IBT72015A120J	IDT ALTERA	32P PLCC PKB 24P BIP PKB .3W	FIFO 9 T 512 EPLD		U12,13 (SKT) U27 (SKT)
200		7405001 7405013		EP600DC-3 PAL16LBB	MI	20P DIP PKB .3M	PAL		U10,15,21,28,30,38 (SKT)
200 200		7403013 9403038		IC3030-50PC84C	TILIMI MI	SAP PLCC PKS	PLD		#31 (SKT)
200		9405060		1C3042-50PC84C	TILINI	BAP PLCC PKB	PLI		U32,33 (SKT)
200			0301-27C1-6		VARIOUS		2 K I 8 UV ERASABLE PROM		U26 (SKT)
200		7406040	0301-2702-56	270234	VARIOUS	28P DIP PKS .6N	32 K BYTE, CHOS EPROM	1	U23 (SKT)
200 00						14 194	STANDARD ASSENBLY		84
200 00		2305002		C9-401V-AI	VECTRON	10 MHz bc637V SPS ONLY	VCIO ANTENNA OPTION		-
200 200	ANT	2193015		H9T15-S8	ADAM TECH/SPECTRA	15 POS	HB D-SUB, SOLDER CUP FEMALE	1	ANT
200		2173413 9 700007		18636/19360-50	TRINGLE MAY.	ANTERNA	TRIMBLE ACUTINE W/TSI & RS422	ī	
200	SHC						EXT. CABLE PARTS		
200	BHC	2106001		31-317	AMPHENOL	50 DHM	INC JACK, STRIGHT	4	
200		2123015		DAELSP	CANHON	15 POS	.B. SFOR	1	
200	WYD	974744		240-0570 47	HILLIREN TECH. INC.	10 MHz	OVEN OSCILLATOR OPTION OVEN OSCILLATOR	1	U 4 .
200 200	OVN	2307001		240-0530 AT	HILLINES IEUS. ISC.	bc433VHE	OPTION (WITH P2 CONNECTOR)	•	
200		2104001		913346	ERNI	16 POS	DIN CONNECTOR, MALE	1	7 2

Artisan Technology Group is an independent supplier of quality pre-owned equipment

Gold-standard solutions

Extend the life of your critical industrial, commercial, and military systems with our superior service and support.

We buy equipment

Planning to upgrade your current equipment? Have surplus equipment taking up shelf space? We'll give it a new home.

Learn more!

Visit us at artisantg.com for more info on price quotes, drivers, technical specifications, manuals, and documentation.

Artisan Scientific Corporation dba Artisan Technology Group is not an affiliate, representative, or authorized distributor for any manufacturer listed herein.

We're here to make your life easier. How can we help you today? (217) 352-9330 | sales@artisantg.com | artisantg.com

