

ARTISAN®
TECHNOLOGY GROUP

Your **definitive** source for quality pre-owned equipment.

Artisan Technology Group
(217) 352-9330 | sales@artisantg.com | artisantg.com

Full-service, independent repair center
with experienced engineers and technicians on staff.

We buy your excess, underutilized, and idle equipment
along with credit for buybacks and trade-ins.

Custom engineering
so your equipment works exactly as you specify.

- Critical and expedited services
- In stock / Ready-to-ship
- Leasing / Rentals / Demos
- ITAR-certified secure asset solutions

Expert team | Trust guarantee | 100% satisfaction

All trademarks, brand names, and brands appearing herein are the property of their respective owners.

Visit our website - *Click HERE*

Engine Synchronous TTL Output Module Kit
User's Manual
D000014 Rev A
July 2012



LHP Technology Solutions • 12001 Network Blvd, Bldg E, Suite 110 • San Antonio, Texas 78249 • USA Phone : 210.248.9308
Web : www.lhpes.com , E-mail : technologysolutions@lhpes.com

Contents

Introduction 3
Pinout 3
Powering the Module 4
Platform Compatibility 5
ESTTL Outputs 7
Software 8
Creating a LabVIEW Project 9
Sub VI Documentation 13
Fuel/Spark Command Scheduling Notes 36
Warning About FPGA I/O Node Wiring 38
Compliance and Certifications 39
Physical Specifications and Characteristics 40


Introduction

The Engine Synchronous TTL (ESTTL) Output Module Kit provides a CompactRIO (cRIO) module with eight individually controlled TTL outputs having 200 nsec resolution. Each channel may be controlled by custom user Boolean logic or by specialized fuel and spark VIs included with the kit. The fuel and spark VIs provide control similar to that of Drivven's fuel and spark driver module kits, but specifically designed to interact with the ESTTL module. However, the TTL outputs do not drive current sufficient for driving fuel injectors or ignition coils. The TTL outputs are intended to be used for commands to external custom driver circuits or smart actuators with built in driver circuits. Multiple fuel and spark VIs may be ORed together to deliver multi-pulse engine-synchronous commands to a single TTL output.

Features:

- 8-channel TTL output, individually controlled
- LabVIEW FPGA VIs for engine-synchronous, multi-pulse fuel or spark control
  - ** Requires Drivven EPT VI for engine synchronous operation
- TTL outputs may be user-defined
- 200 nano-second output resolution

Pinout



Powering the Module

The ESTTL output module requires power from one source, from the CompactRIO backplane male high density D-Sub 15-pin (HD15) connector which mates with the module's female HD15 connector. This power source provides a regulated 5 volts and ground to various digital logic functions within the module. The CompactRIO 5V source is active whenever the CompactRIO or R-Series Expansion Chassis is properly powered. The module should only be powered at the HD15 connector by plugging it into a CompactRIO or R-Series Expansion Chassis. The module's HD15 connector should not be connected to any other device.

Platform Compatibility

CompactRIO modules from Drivven are compatible within two different platforms from National Instruments. One platform is CompactRIO, consisting of a CompactRIO controller and CompactRIO chassis as shown in Figure 1a below.



Figure 1a. CompactRIO platform compatible with Drivven CompactRIO modules.

The other platform is National Instruments PXI which consists of any National Instruments PXI chassis along with a PXI RT controller and PXI-78xxR R-Series FPGA card. An R-Series expansion chassis must be connected to the PXI FPGA card via a SHC68-68-RDIO cable. The CompactRIO modules insert into the R-Series expansion chassis. This platform is shown in Figure 1b below.




Figure 1b. PXI platform compatible with Drivven CompactRIO modules.

Drivven CompactRIO modules are not compatible with the National Instruments CompactDAQ chassis.

Drivven CompactRIO modules REQUIRE one of the hardware support systems described above in order to function. The modules may not be used by themselves and/or interfaced to third party devices at the backplane HD15 connector. These efforts cannot be supported by Drivven or National Instruments.

You can use Drivven C Series modules with NI cRIO-911x, NI cRIO-907x, and NI R Series Expansion systems under the following conditions.

–Leave one empty chassis slot between Drivven and NI modules.

–Maintain an ambient system operating temperature of 0 to 45 °C.
–Typical specifications of NI modules may not apply when used in a system with Drivven modules.
–Warranted specifications are guaranteed for all NI modules except thermocouple modules when used in a system with Drivven modules.
–The NI 9214 is recommended for thermocouple measurements in cRIO systems using Drivven modules.
–Scan Interface mode, auto-detection, and ID mode are not supported for Drivven modules.

ESTTL Outputs

Each TTL output channel has a DO pin to which you can connect a device which accepts a digital command signal from 0-5V. The eight output channels are internally referenced to COM, so you can use any of the nine COM lines as a reference for the external signal. Each channel also has a pull-down resistor and includes overvoltage, overcurrent, and short-circuit protection.

Overcurrent Protection
Overcurrent protection on the ESTTL output module allows only a specified amount of current for switching output channels or sourcing the output load. If the ESTTL module goes into an overcurrent state, by exceeding the specified maximum switching frequency or the output load, the module power supply begins to drop in voltage until it completely turns off or the overcurrent condition is removed. When the module is in this state, it can accept new output state data.

Overvoltage Protection
The TTL outputs of the ESTTL module are temporarily protected from +/-30V one channel at a time. Continued exposure to over voltage conditions will degrade the life of the module.

Digital Output Logic Levels at 10mA loads
High: 4.0 – 5.0V
Low: 0.1 – 0.4V

Software

The ESTTL Output Module Kit is provided with an installer package which may be downloaded from Drivven's Sharepoint website after obtaining login access from Drivven. User's may go to http://portal.drivven.com/SoftwareDownload and enter the provided username and password to gain access to the specific product installer packages which have been purchased. The installer packages are executables which should be run on the intended development computer, having LabVIEW development tools installed. After installing the package, a "Start->Programs->Drivven->ProductRelease" menu item will be added to the desktop. The specific product will have an example LabVIEW project appear under the "Examples" menu and the user manual will appear under the "Manuals" menu. User's may copy and open the example project to experiment with the module or use as a starting point for a new application. All software files, example projects and documentation are installed to:

C:\Program Files\National Instruments\LabVIEW X.X\vi.lib\addons\DrivvenProductRelease\.

When working with block diagrams, user's will notice a "Drivven" function palette added to the standard LabVIEW palette, specific for the RT or FPGA target. VIs for a specific Drivven product will be categorized according to product name. Also, some Drivven products will install RT and FPGA VIs under a "General" function palette which is intended to be used across multiple products.

Requirements

The Drivven VIs require:

- LabVIEW 8.5 Full Development or later
- LabVIEW RT Module 8.5 or later
- LabVIEW FPGA Module 8.5 or later
- NI-RIO 2.4 or later
- Drivven EPT VI **

** The FPGA VIs supplied with this kit cannot generate fuel or spark commands without the supervision of an engine position tracking (EPT) VI from Drivven. The EPT VI provides the necessary output cluster to be wired to the FuelSparkSupervisor input cluster.

The ESTTL Output Module Kit is provided with seven LabVIEW FPGA VIs, shown in figure 2. The VI named esttl_supv_revx.vi is the supervisor VI and is always required for interfacing with the module. The supervisor VI provides module PinInput and PinOutput clusters and also provides a cluster of eight Boolean inputs which can be controlled directly by user FPGA logic. The other three FPGA VIs, esttl_vt_fuel_revx.vi, esttl_vt_spark_revx.vi, esttl_vt_mp5mux4_revx.vi, esttl_vt_mp5_reva.vi, esttl_vt_ppcad_mp5mux4_reva.vi, and esttl_vt_ppcad_mp5_reva.vi are for generating engine-synchronous fuel or spark commands. The outputs of these VIs may be wired to any of the eight Boolean inputs of the supervisor VI. Any combination of fuel, spark and custom Boolean signals may be wired to the supervisor. Multiple fuel or spark VI outputs may be ORed to a single Boolean input for a multi-pulse fuel or spark command. The supervisor VI also has a Key output signal which must be fed back into the Key input of the fuel and spark VIs through a single feedback node. The Key signal is required to unlock and enable the fuel and spark VIs. The fuel and spark VIs of the ESTTL Module Kit require supervision from an EPT VI from Drivven. An example LabVIEW project, provided with the kit, shows how the ESTTL supervisor VI, fuel and spark VIs and the EPT VI are connected.




Figure 2a. ESTTL supervisor VI icon with leads.




Figure 2b. ESTTL fuel VI icon with leads.




Figure 2c. ESTTL spark VI icon with leads.




Figure 2d. ESTTL multi-pulse (5) multi-channel (4) icon with leads.




Figure 2e. ESTTL multi-pulse (5) icon with leads.




Figure 2f. ESTTL CAD multi-pulse (5) multi-channel (4) icon with leads.




Figure 2g. ESTTL CAD multi-pulse (5) icon with leads.

The FPGA VIs must be placed within a Single Cycle Loop (SCL) of a LabVIEW FPGA block diagram. The SCL must execute at the default clock rate of 40 MHz.

The FPGA VIs require a pre-synthesized netlist file having a matching name and an extension of .ngc. The netlist file must be located in the same directory as the matching VI. The installer will place this file in the LabVIEW addons directory along with the FPGA VI.

Creating a LabVIEW Project

Drivven recommends working from the provided example application as a starting point for learning the use of the Drivven software blocks. However, the following section describes starting a LabVIEW project from scratch and adding a Drivven module.

1.) Install the Drivven software by running the installer executable and accepting the software license agreement.
2.) Restart LabVIEW, if previously running, and create a new LabVIEW project.
3.) Give the new project a name by clicking the "Save Project" button on the project toolbar.
4.) Right click on the highest item in the project hierarchy ("Project:…") and navigate to "New->Targets and Devices…"
5.) Within the "Add Targets and Devices…" dialog, select the appropriate radio button, depending on whether you already have an existing powered and configured RT target on the network or if you are adding a new RT target which is not present yet on the network.
    a. Existing Target or Device
        i. Expand the appropriate category in the "Targets and Devices" list to see the discovered targets in that category.
        ii. Double-click the desired target to add it to your project.
    b. New Target or Device
        i. Expand the appropriate category in the "Targets and Devices" list to see all possible targets within that category.
        ii. Double-click the desired target to add it to your project.
6.) If the new RT target is not currently on the network, right-click on the RT target within the project and open the properties dialog to set the IP address or DNS name if necessary.
7.) Right-click on the RT target within the project and navigate to "New->Targets and Devices…"
8.) Within the "Add Targets and Devices…" dialog, select the appropriate radio button, depending on whether you already have an existing FPGA target connected to an existing RT target or if you are adding a new FPGA target which is not present yet.
    a. Existing Target or Device
        i. Expand the appropriate category in the "Targets and Devices" list to see the discovered FPGA targets in that category.
        ii. Double-click the desired target to add it to your project.
    b. New Target or Device
        i. Expand the appropriate category in the "Targets and Devices" list to see all possible targets within that category
        ii. Double-click the desired target to add it to your project.
9.) If the new FPGA target was not currently in the system, right-click on the FPGA target within the project and open the properties dialog to set the resource name if necessary. The resource name can be found from MAX when connected to the actual remote system.
10.) If the FPGA target is a PXI or PCI card, then an R Series expansion chassis must be added under the FPGA target. This is done by right-clicking on the FPGA target and navigating to "New->R Series Expansion Chassis". Within the following dialog, select the appropriate FPGA connector to which the chassis will be connected. A unique name for the chassis may also be specified.
11.) Right click on the R-Series expansion chassis or cRIO FPGA target chassis and navigate to "New->C Series Modules…"
12.) Select the "New Target or Device" radio button and double-click on the "C Series Module" in the "Targets and Devices" list. In the following dialog, select the desired Drivven module at the bottom of the "Module Type" list. The Drivven modules will be appended there if any Drivven module software has been installed. Select the appropriate module location. Finally, specify an appropriate name for the module, which will later appear in the FPGA I/O nodes in the FPGA block diagram. Having meaningful module names is important for preventing coding mistakes.
13.) After adding a module to the project, a folder will automatically be added to the project

having the same module name given in the module configuration dialog. The folder will contain the FPGA I/O pins for the module slot. These I/O pins can be selected in the block diagram when connecting the module VI PinInput and PinOutput clusters to FPGA I/O nodes. The example application, discussed below, should be consulted for further details about connecting the PinInput and PinOutput clusters to FPGA I/O nodes. Within the example projects, notice the FPGA I/O node elements having module name prefixes.

14.) Some Drivven modules can be automatically recognized by LabVIEW when adding cRIO modules to the project. However, Drivven does not recommend using this feature because the module names, which are automatically assigned, are not meaningful (Mod1, Mod2, etc) and can lead to coding mistakes when wiring the Drivven FPGA VIs to the I/O nodes. Adding the modules to the project manually, as described above, is still the recommended method.

Brief Glossary of Terms

CAD: Crank Angle Degrees. There are 360 CAD per two stroke cycle or one crankshaft rotation. There are 720 CAD per 4-stroke cycle, or two crankshaft rotations. In a 4-stroke engine, the camshaft completes exactly one rotation per two rotations of the crankshaft. There are two strokes of the piston (up and down) within the cylinder during a single rotation of the crankshaft. A single stroke of the piston covers 180 CAD.

EXTRAP: Level of EPT Position Extrapolation. This is a fixed power of two by which the angular resolution of tracked crankshaft position is improved over the physical teeth alone. For example, if the EPT VI has a fixed extrapolation level of 7, then the crank angle resolution between each physical tooth is improved by a factor of 2^7 = 128.

CAT: Crank Angle Ticks. Single unit of angular measure reported by the CurrentPosition output of the EPT VI. Reported as a power-of-two angular ticks of crank position travel, having a resolution dependent on EXTRAP and the number of physical teeth per crankshaft rotation. For example, if using the N-M EPT VI, which has an extrapolation of 7, the number of CAT per crank tooth would be 2^7=128, and CurrentPosition would be evenly incremented by 128 CAT from one physical tooth to the next. If a 60-2 pattern were used, the maximum number of CAT per crankshaft rotation (cycle) would be 60*128=7680. If the engine was a 4-stroke, the total number of CAT per engine cycle would be 2*60*128=15360.

MAX_CAT: Maximum Crank Angle Ticks per engine cycle.

Sub VI Documentation

esttl_supv_reva.vi


This VI interfaces with the I/O pins of the Drivven Engine-Synchronous TTL (ESTTL) output module. It accepts 8 boolean signals which are sent to the module as 5V TTL outputs. The TTL outputs are primarily intended to be used as engine-synchronous fuel or spark outputs, supervised by an EPT VI. However, other non-engine-synchronous signals may be sent to the module. This VI also generates a key to be wired to the ESTTL fuel or spark VIs.

The FPGA VI must be placed within a Single Cycle Loop (SCL) of a LabVIEW FPGA block diagram. The SCL must execute at the default clock rate of 40 MHz.

The FPGA VI requires a pre-synthesized netlist file having a matching name and an extension of .ngc. The netlist file must be located in the same directory as the matching VI. The installer will place this file in the LabVIEW addons directory along with the FPGA VI.

The PinInput and PinOutput clusters are wired to LabVIEW FPGA I/O nodes which are configured for a cRIO controller chassis or a cRIO R-Series expansion chassis. Refer to the LabVIEW FPGA documentation for details about creating and configuring FPGA I/O nodes.

Connector Pane



Controls and Indicators

ESTTLChan Cluster of boolean controls which are passed to the 5V TTL outputs of the ESTTL Output Module.

ESTTLPinInput These boolean controls must be connected to their corresponding FPGA I/O Node input item.

Key This output is used to unlock the outputs of the various engine-synchronous output VIs included with the ESTTL module kit. It should be wired to the "key" input of each fuel or spark VI implemented from the ESTTL Module kit. The "key" value should be fed back through exactly one feedback node or shift register.

ESTTLPinOutput The boolean indicator named IDSelectEn must be connected to a Set Output Enable method of an FPGA I/O Method Node. The boolean indicator named IDSelectOut must be connected to a Set Output Data method of an FPGA I/O Method Node.

The boolean indicator named DIO6En must be connected to a Set Output Enable method of an FPGA I/O Method Node. The boolean indicator named DIO6Out must be connected to a Set Output Data method of an FPGA I/O Method Node.

The remaining boolean indicators must be connected to their corresponding FPGA I/O Node output item.

esttl_vt_fuel_reva.vi


This VI accepts the FuelSparkSupervisor from an EPT VI and generates a single boolean output for a fuel pulse which can be specified by a duration and a start-angle or end-angle. When in end-angle mode, the specified duration will take precedence over the end-angle during engine speed fluctuations. The output of this VI is intended to be wired to a TTL channel of the ESTTL Supervisor VI. Multiple fuel output blocks can be ORed together into one TTL output channel for a multi-pulse strategy.

The Key to this VI must be provided from the ESTTL Supervisor VI via a feedback node or shift register.

The positions are specified in Crank Angle Ticks (CAT)
MaxCAT = 2^(EPT Extrapolation) * Crank Teeth Per Cycle

Duration is specified in 40MHz clock ticks

Connector Pane



Controls and Indicators

Key This input is wired from the "key" output of the esttl_supv_reva.vi through a single feedback node or shift register. It is used to unlock the output.

FuelControl Collection of control parameters for generating an engine-synchronous fuel injector command.

- **FuelEnable** When TRUE, the fuel command is enabled. When FALSE (default), the fuel command is disabled.
- **PositionMode** When FALSE (default), fuel pulses are generated according to EndPosition while StartPosition is ignored. When TRUE, fuel pulses are generated according to StartPosition while EndPosition is ignored.
- **ActiveLow** When FALSE (default), the output signal is active-high during fuel pulses. When TRUE, the output signal is active-low during fuel pulses.
- **StartPosition** This control is used when PositionMode is TRUE. Fuel pulses are generated with a leading edge coinciding with StartPosition. The length of the pulse will be according to Duration. The units of StartPosition are CAT.

  Drivven provides Offset2CAT.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting StartPosition in CAD, with respect to a cylinder TDC, to CAT.
- **EndPosition** This control is used when PositionMode is FALSE. Fuel pulses are generated with a trailing edge coinciding with EndPosition. The length of the pulse will be according to Duration. The leading edge will be determined by the requested Duration. When EndPosition is used, Duration will always take precedence over EndPosition in the presence of engine speed fluctuations. If the engine speed increases after the fuel pulse has started, then the trailing edge will occur after EndPosition in order to ensure that Duration is achieved. Likewise, if the engine speed decreases after the fuel pulse has started, then the trailing edge will occur before EndPosition. The units of EndPosition are CAT.

Drivven provides Offset2CAT.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting StartPosition in CAD, with respect to a cylinder TDC, to CAT.



CutoffPosition All fuel pulse activity is "Cutoff" at CutoffPosition and reset for the next cycle. CutoffPosition must always be at least 45 crank angle degrees (CAD) after StartPosition or EndPosition, depending on PositionMode. If this minimum spacing is not maintained, then fuel commands will be generated with incorrect timing. The units of CutoffPosition are CAT.

Drivven provides Offset2CAT.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting StartPosition in CAD, with respect to a cylinder TDC, to CAT.



Duration Determines the length of the fuel command delivered to the output. Duration is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting duration in milliseconds to FPGA clock ticks.

Duration(uint32 clock ticks) = Duration(msec) * 40,000.



FuelSparkSupervisor This cluster input must be wired directly from the FuelSparkSupervisor cluster output of a Drivven EPT VI.



FIOut This is the fuel pulse Boolean output which can be wired to one of the ESTTLChanX inputs of the ESTTL supervisor VI.

esttl_vt_spark_reva.vi


This VI accepts the FuelSparkSupervisor from an EPT VI and generates a single boolean output for a spark pulse which can be specified by a dwell and end-angle or start-angle and end-angle. When in dwell/end-angle mode, the specified end-angle will take precedence over the dwell during engine speed fluctuations. However, the MaxDwell and MinDwell parameters will take precendence over the end-angle. The output of this VI is intended to be wired to a TTL channel of the ESTTL Supervisor VI. Multiple spark output blocks can be ORed together into one TTL output channel for a multi-pulse strategy.

The Key to this VI must be provided from the ESTTL Supervisor VI via a feedback node or shift register.

The positions are specified in Crank Angle Ticks (CAT)
MaxCAT = 2^(EPT Extrapolation) * Crank Teeth Per Cycle

Dwell is specified in 40MHz clock ticks

Connector Pane



Controls and Indicators

Key This input is wired from the "key" output of the esttl_supv_reva.vi through a single feedback node or shift register. It is used to unlock the output.

SparkControl Collection of control parameters for generating an engine-synchronous spark command.

- **SparkEnable** When TRUE, the spark command is enabled. When FALSE (default), the spark command is disabled.
- **PositionMode** When FALSE (default), spark pulses are generated according to EndPosition and Dwell while StartPosition is ignored. When TRUE, spark pulses are generated according to StartPosition and EndPosition while Dwell is ignored.
- **ActiveLow** When FALSE (default), the output signal is active-high during spark pulses. When TRUE, the output signal is active-low during spark pulses.
- **StartPosition** This control is used when PositionMode is TRUE. Spark pulses are generated with a leading edge coinciding with StartPosition. The units of StartPosition are CAT.

  Drivven provides Offset2CAT.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting StartPosition in CAD, with respect to a cylinder TDC, to CAT.

- **EndPosition** This control is always used, regardless of PositionMode setting. Spark pulses are generated with a trailing edge coinciding with EndPosition. The length of the pulse will be according to Dwell. The leading edge will be determined by the current requested Dwell and the current engine speed. EndPosition will always take precedence over Dwell in the presence of engine speed fluctuations. If the engine speed increases after the spark pulse has started, then the actual dwell will be slightly shorter than the requested Dwell to ensure that correct spark timing is achieved. Likewise, if the engine speed

decreases after the spark pulse has started, then the actual dwell be will slightly longer than the requested Dwell. However, MinDwell will take precedence over EndPosition to ensure that a spark occurs, even if it is late. Also, MaxDwell is enforced to protect the external driver circuit, even if the end of the spark pulse must occur before EndPosition. The units of EndPosition are CAT.

Drivven provides Offset2CAT.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting StartPosition in CAD, with respect to a cylinder TDC, to CAT.



CutoffPosition All spark pulse activity is "Cutoff" at CutoffPosition and reset for the next cycle. CutoffPosition must always be at least 45 crank angle degrees (CAD) after EndPosition. If this minimum spacing is not maintained, then spark commands will be generated with incorrect timing. The units of CutoffPosition are CAT.

Drivven provides Offset2CAT.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting StartPosition in CAD, with respect to a cylinder TDC, to CAT.



Dwell Determines the length of the spark command delivered to the driver circuit. Dwell is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting dwell in milliseconds to FPGA clock ticks.

Dwell(uint32 clock ticks) = Dwell(msec) * 40,000.



MinDwell Determines the minimum length of any spark pulse. It is possible that dwell could be cut short of the requested Dwell due to engine speed fluctuations or modifications to EndPosition. If MinDwell is not satisfied upon reaching EndPosition, then the pulse will be extended until MinDwell. This will ensure that a spark will always occur even if the timing is late. MinDwell should be set to a minimum value of dwell that will still guarantee a spark. MinDwell is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting dwell in milliseconds to FPGA clock ticks.

Dwell(uint32 clock ticks) = Dwell(msec) * 40,000.



MaxDwell Determines the maximum length of any spark pulse. It is possible that dwell could be extended beyond the requested Dwell due to engine speed fluctuations or modifications to EndPosition. If MaxDwell is exceeded before reaching EndPosition, then the pulse will be terminated. This will ensure that a spark command will not exceed the limits of the driver circuitry. MaxDwell is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting dwell in milliseconds to FPGA clock ticks.

Dwell(uint32 clock ticks) = Dwell(msec) * 40,000.



FuelSparkSupervisor This cluster input must be wired directly from the FuelSparkSupervisor cluster output of a Drivven EPT VI.



SparkOut This is the spark pulse Boolean output which can be wired to one of the ESTTLChanX inputs of the ESTTL supervisor VI.


esttl_vt_mp5mux4_reva.vi

This VI accepts the FuelSparkSupervisor from an EPT VI and generates up to 5 pulses per engine cycle for each Boolean output. Each pulse is individually enabled and specified for duration and spacing. The outputs must be unlocked by the Key provided by the ESTTL module supervisor. The outputs may be wired to the Boolean outputs of the ESTTL module supervisor.

The FPGA VI must be placed within a Single Cycle Loop (SCL) of a LabVIEW FPGA block diagram. The SCL must execute at the default clock rate of 40 MHz.

The FPGA VI requires a pre-synthesized netlist file having a matching name and an extension of .ngc. The netlist file must be located in the same directory as the matching VI. The installer will place this file in the LabVIEW addons directory along with the FPGA VI.

Connector Pane



Controls and Indicators

Key This input is wired from the "key" output of the esttl_supv_reva.vi through a single feedback node or shift register. It is used to unlock the outputs.

MPControlX The MPControlX Clusters should be terminated with control clusters and made available as complete clusters for interfacing to the LabVIEW RT level. No FPGA code interface is required with any of the members of these clusters. However, their elements will be described in detail here for proper interfacing at the RT level. Each of these clusters contain the control elements for pulse timing, spacing and duration.

MainEnableX When TRUE, all five fuel pulses are potentially enabled, depending on the other four enable Booleans. When FALSE (default), all five fuel pulses are disabled.

PilotEnableX When TRUE, the pilot pulse is enabled. When FALSE (default), the pilot pulse is disabled.

PreEnableX When TRUE, the pre pulse is enabled. When FALSE (default), the pre pulse is disabled.

AfterEnableX When TRUE, the after pulse is enabled. When FALSE (default), the after pulse is disabled.

PostEnableX When TRUE, the post pulse is enabled. When FALSE (default), the post pulse is disabled. The after pulse must be enabled for the post pulse to operate.

MainStartPositionX The main pulse is generated with a leading edge coinciding with MainStartPosition. The length of the pulse will be according to MainDuration. The units of MainStartPosition are CAT. The timing of the pilot and pre pulses is referenced to MainStartPosition. The timing of the after pulse is referenced to the end of the main pulse.

Drivven provides Offset2CAT.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting

MainStartPosition in CAD, with respect to a cylinder TDC, to CAT.



PilotAdvanceX Determines the start time of the pilot pulse with respect to the start of the main pulse. This is a time advance, not a position advance. PilotAdvance is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting advance in milliseconds to FPGA clock ticks.

Advance(uint32 clock ticks) = Advance(msec) * 40,000.



PilotDurationX Determines the length of the pilot pulse. PilotDuration is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting duration in milliseconds to FPGA clock ticks.

Duration(uint32 clock ticks) = Duration(msec) * 40,000.



PreAdvanceX Determines the start time of the pre pulse with respect to the start of the main pulse. This is a time advance, not a position advance. PreAdvance is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting advance in milliseconds to FPGA clock ticks.

Advance(uint32 clock ticks) = Advance(msec) * 40,000.



PreDurationX Determines the length of the pre pulse. PreDuration is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting duration in milliseconds to FPGA clock ticks.

Duration(uint32 clock ticks) = Duration(msec) * 40,000.



MainDurationX Determines the length of the main pulse. MainDuration is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting duration in milliseconds to FPGA clock ticks.

Duration(uint32 clock ticks) = Duration(msec) * 40,000.



AfterDelay1 Determines the start time of the after pulse with respect to the end of the main pulse. This is a time delay, not a position delay. AfterDelay is

entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting delay in milliseconds to FPGA clock ticks.

Delay(uint32 clock ticks) = Delay(msec) * 40,000.



AfterDurationX Determines the length of the after pulse. AfterDuration is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting duration in milliseconds to FPGA clock ticks.

Duration(uint32 clock ticks) = Duration(msec) * 40,000.



PostDelayX Determines the start time of the post pulse with respect to the end of the after pulse. This is a time delay, not a position delay. PostDelay is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting delay in milliseconds to FPGA clock ticks.

Delay(uint32 clock ticks) = Delay(msec) * 40,000.



PostDurationX Determines the length of the post pulse. PostDuration is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting duration in milliseconds to FPGA clock ticks.

Duration(uint32 clock ticks) = Duration(msec) * 40,000.



CutoffPositionX CutoffPosition must be set to a position at least 45 CAD after MainStartPosition. If this minimum spacing is not maintained, then fuel commands will be generated with incorrect timing. In reality, the CutoffPosition may need to be significantly larger than 45 CAD after MainStartPosition to allow for the after and post fuel pulses. This will depend on the duration of these pulses as well as the engine speed.

The output channels of this VI are multiplexed. Therefore a position must be set which determines when the FPGA software switches operation to the next channel. CutoffPosition is used for this purpose. Even though some channels may not be used or enabled, each channel's CutoffPosition must be given values which are spaced throughout the engine cycle. Furthermore, each channel's CutoffPosition must be in positional order as channel number increases. Assuming that CuttoffPosition for each channel is written at the RT level with respect to cylinder TDCs, below are some example TDC values for each channel.

Example 1 - Correct (positional order is maintained):
TDC1 = 0
TDC2 = 180
TDC3 = 360
TDC4 = 540

Example 2 - Correct (positional order is maintained):
TDC1 = 180
TDC2 = 360
TDC3 = 540
TDC4 = 0

Example 3 - Incorrect (positional order is not maintained):
TDC1 = 0
TDC2 = 540
TDC3 = 180
TDC4 = 360

Drivven provides Offset2CAT.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting CutoffPosition in CAD, with respect to a cylinder TDC, to CAT.



CutoffFlag A one-clock one-shot at the CutoffPosition for each channel.



MPOut1 Multi-pulse output for channel 1.



MPOut2 Multi-pulse output for channel 2.



MPOut3 Multi-pulse output for channel 3.



MPOut4 Multi-pulse output for channel 4.



FuelSparkSupervisor This cluster input must be wired directly from the FuelSparkSupervisor cluster output of a Drivven EPT VI.


esttl_vt_mp5_reva.vi

This VI generates up to 5 pulses per engine cycle. Each pulse is individually enabled and specified for duration and spacing. The outputs must be unlocked by the Key provided by the ESTTL module supervisor. The outputs may be wired to the Boolean outputs of the ESTTL module supervisor.

The FPGA VI must be placed within a Single Cycle Loop (SCL) of a LabVIEW FPGA block diagram. The SCL must execute at the default clock rate of 40 MHz.

The FPGA VI requires a pre-synthesized netlist file having a matching name and an extension of .ngc. The netlist file must be located in the same directory as the matching VI. The installer will place this file in the LabVIEW addons directory along with the FPGA VI.

Connector Pane



Controls and Indicators

FuelSparkSupervisor This cluster input must be wired directly from the FuelSparkSupervisor cluster output of a Drivven EPT VI.

MPControl The MPControlX Clusters should be terminated with control clusters and made available as complete clusters for interfacing to the LabVIEW RT level. No FPGA code interface is required with any of the members of these clusters. However, their elements will be described in detail here for proper interfacing at the RT level. Each of these clusters contain the control elements for pulse timing, spacing and duration.

MainEnable When TRUE, all five fuel pulses are potentially enabled, depending on the other four enable Booleans. When FALSE (default), all five fuel pulses are disabled.

PilotEnable When TRUE, the pilot pulse is enabled. When FALSE (default), the pilot pulse is disabled.

PreEnable When TRUE, the pre pulse is enabled. When FALSE (default), the pre pulse is disabled.

AfterEnable When TRUE, the after pulse is enabled. When FALSE (default), the after pulse is disabled.

PostEnable When TRUE, the post pulse is enabled. When FALSE (default), the post pulse is disabled. The after pulse must be enabled for the post pulse to operate.

MainStartPosition The main pulse is generated with a leading edge coinciding with MainStartPosition. The length of the pulse will be according to MainDuration. The units of MainStartPosition are CAT. The timing of the pilot and pre pulses is referenced to MainStartPosition. The timing of the after pulse is referenced to the end of the main pulse.

Drivven provides Offset2CAT.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting MainStartPosition in CAD, with respect to a cylinder TDC, to CAT.



PilotAdvance Determines the start time of the pilot pulse with respect to the start of the main pulse. This is a time advance, not a position advance. PilotAdvance is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting advance in milliseconds to FPGA clock ticks.

Advance(uint32 clock ticks) = Advance(msec) * 40,000.



PilotDuration Determines the length of the pilot pulse. PilotDuration is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting duration in milliseconds to FPGA clock ticks.

Duration(uint32 clock ticks) = Duration(msec) * 40,000.



PreAdvance Determines the start time of the pre pulse with respect to the start of the main pulse. This is a time advance, not a position advance. PreAdvance is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting advance in milliseconds to FPGA clock ticks.

Advance(uint32 clock ticks) = Advance(msec) * 40,000.



PreDuration Determines the length of the pre pulse. PreDuration is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting duration in milliseconds to FPGA clock ticks.

Duration(uint32 clock ticks) = Duration(msec) * 40,000.



MainDuration Determines the length of the main pulse. MainDuration is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting duration in milliseconds to FPGA clock ticks.

Duration(uint32 clock ticks) = Duration(msec) * 40,000.



AfterDelay Determines the start time of the after pulse with respect to the end of the main pulse. This is a time delay, not a position delay. AfterDelay is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger

than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting delay in milliseconds to FPGA clock ticks.

Delay(uint32 clock ticks) = Delay(msec) * 40,000.



AfterDuration Determines the length of the after pulse. AfterDuration is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting duration in milliseconds to FPGA clock ticks.

Duration(uint32 clock ticks) = Duration(msec) * 40,000.



PostDelay Determines the start time of the post pulse with respect to the end of the after pulse. This is a time delay, not a position delay. PostDelay is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting delay in milliseconds to FPGA clock ticks.

Delay(uint32 clock ticks) = Delay(msec) * 40,000.



PostDuration Determines the length of the post pulse. PostDuration is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting duration in milliseconds to FPGA clock ticks.

Duration(uint32 clock ticks) = Duration(msec) * 40,000.



CutoffPosition CutoffPosition must be set to a position at least 45 CAD after MainStartPosition. If this minimum spacing is not maintained, then fuel commands will be generated with incorrect timing. In reality, the CutoffPosition may need to be significantly larger than 45 CAD after MainStartPosition to allow for the after and post fuel pulses. This will depend on the duration of these pulses as well as the engine speed.

The output channels of this VI are multiplexed. Therefore a position must be set which determines when the FPGA software switches operation to the next channel. CutoffPosition is used for this purpose. Even though some channels may not be used or enabled, each channel's CutoffPosition must be given values which are spaced throughout the engine cycle. Furthermore, each channel's CutoffPosition must be in positional order as channel number increases. Assuming that CuttoffPosition for each channel is written at the RT level with respect to cylinder TDCs, below are some example TDC values for each channel.

Example 1 - Correct (positional order is maintained):

TDC1 = 0
TDC2 = 180
TDC3 = 360
TDC4 = 540

Example 2 - Correct (positional order is maintained):
TDC1 = 180
TDC2 = 360
TDC3 = 540
TDC4 = 0

Example 3 - Incorrect (positional order is not maintained):
TDC1 = 0
TDC2 = 540
TDC3 = 180
TDC4 = 360

Drivven provides Offset2CAT.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting CutoffPosition in CAD, with respect to a cylinder TDC, to CAT.



Key This input is wired from the "key" output of the esttl_supv_reva.vi through a single feedback node or shift register. It is used to unlock the outputs.



CutoffFlag A one-clock one-shot at the CutoffPosition for each channel.



MPOut Multi-pulse output.


esttl_vt_ppcad_mp5mux4_reva.vi

This VI generates up to 5 pulses per engine cycle. Each pulse is individually enabled and specified for duration and spacing. The outputs must be unlocked by the Key provided by the ESTTL module supervisor. The outputs may be wired to the Boolean outputs of the ESTTL module supervisor.

The FPGA VI must be placed within a Single Cycle Loop (SCL) of a LabVIEW FPGA block diagram. The SCL must execute at the default clock rate of 40 MHz.

The FPGA VI requires a pre-synthesized netlist file having a matching name and an extension of .ngc. The netlist file must be located in the same directory as the matching VI. The installer will place this file in the LabVIEW addons directory along with the FPGA VI.

Connector Pane



Controls and Indicators

FuelSparkSupervisor This cluster input must be wired directly from the FuelSparkSupervisor cluster output of a Drivven EPT VI.

MPControlX The MPControlX Clusters should be terminated with control clusters and made available as complete clusters for interfacing to the LabVIEW RT level. No FPGA code interface is required with any of the members of these clusters. However, their elements will be described in detail here for proper interfacing at the RT level. Each of these clusters contain the control elements for pulse timing, spacing and duration.

MainEnableX When TRUE, all five fuel pulses are potentially enabled, depending on the other four enable Booleans. When FALSE (default), all five fuel pulses are disabled.

PilotEnableX When TRUE, the pilot pulse is enabled. When FALSE (default), the pilot pulse is disabled.

PreEnableX When TRUE, the pre pulse is enabled. When FALSE (default), the pre pulse is disabled.

AfterEnableX When TRUE, the after pulse is enabled. When FALSE (default), the after pulse is disabled.

PostEnableX When TRUE, the post pulse is enabled. When FALSE (default), the post pulse is disabled. The after pulse must be enabled for the post pulse to operate.

MainStartPositionX The main pulse is generated with a leading edge coinciding with MainStartPosition. The length of the pulse will be according to MainDuration. The units of MainStartPosition are CAT. The timing of the pilot and pre pulses is referenced to MainStartPosition. The timing of the after pulse is referenced to the end of the main pulse.

Drivven provides Offset2CAT.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting

MainStartPosition in CAD, with respect to a cylinder TDC, to CAT.



PilotOffsetCATX Determines the start position of the pilot pulse with respect to the start of the main pulse. This is a CAT advance, entered in terms of Crank Angle Ticks before MainStartPosition.



PilotDurationX Determines the length of the pilot pulse. PilotDuration is entered in terms of 40 MHz clock ticks and is internally limited to 18 bits. Values larger than 18 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting duration in milliseconds to FPGA clock ticks.

Duration(uint32 clock ticks) = Duration(msec) * 40,000.



PreOffsetCATX Determines the start position of the pre pulse with respect to the start of the main pulse. This is a CAT advance, entered in terms of Crank Angle Ticks before MainStartPosition.



PreDurationX Determines the length of the pre pulse. PreDuration is entered in terms of 40 MHz clock ticks and is internally limited to 18 bits. Values larger than 18 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting duration in milliseconds to FPGA clock ticks.

Duration(uint32 clock ticks) = Duration(msec) * 40,000.



MainDurationX Determines the length of the main pulse. MainDuration is entered in terms of 40 MHz clock ticks and is internally limited to 18 bits. Values larger than 18 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting duration in milliseconds to FPGA clock ticks.

Duration(uint32 clock ticks) = Duration(msec) * 40,000.



AfterDelayX Determines the start time of the after pulse with respect to the end of the main pulse. This is a time delay, not a position delay. AfterDelay is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting delay in milliseconds to FPGA clock ticks.

Delay(uint32 clock ticks) = Delay(msec) * 40,000.



AfterDurationX Determines the length of the after pulse. AfterDuration is entered in terms of 40 MHz clock ticks and is internally limited to 18 bits. Values larger than 18 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette.

This VI can be implemented at the LabVIEW RT level for converting duration in milliseconds to FPGA clock ticks.

Duration(uint32 clock ticks) = Duration(msec) * 40,000.



PostDelayX Determines the start time of the post pulse with respect to the end of the after pulse. This is a time delay, not a position delay. PostDelay is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting delay in milliseconds to FPGA clock ticks.

Delay(uint32 clock ticks) = Delay(msec) * 40,000.



PostDurationX Determines the length of the post pulse. PostDuration is entered in terms of 40 MHz clock ticks and is internally limited to 18 bits. Values larger than 18 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting duration in milliseconds to FPGA clock ticks.

Duration(uint32 clock ticks) = Duration(msec) * 40,000.



CutoffPositionX CutoffPosition must be set to a position at least 45 CAD after MainStartPosition. If this minimum spacing is not maintained, then fuel commands will be generated with incorrect timing. In reality, the CutoffPosition may need to be significantly larger than 45 CAD after MainStartPosition to allow for the after and post fuel pulses. This will depend on the duration of these pulses as well as the engine speed.

The output channels of this VI are multiplexed. Therefore a position must be set which determines when the FPGA software switches operation to the next channel. CutoffPosition is used for this purpose. Even though some channels may not be used or enabled, each channel's CutoffPosition must be given values which are spaced throughout the engine cycle. Furthermore, each channel's CutoffPosition must be in positional order as channel number increases. Assuming that CuttoffPosition for each channel is written at the RT level with respect to cylinder TDCs, below are some example TDC values for each channel.

Example 1 - Correct (positional order is maintained):
TDC1 = 0
TDC2 = 180
TDC3 = 360
TDC4 = 540

Example 2 - Correct (positional order is maintained):
TDC1 = 180
TDC2 = 360
TDC3 = 540
TDC4 = 0

Example 3 - Incorrect (positional order is not maintained):
TDC1 = 0

TDC2 = 540
TDC3 = 180
TDC4 = 360

Drivven provides Offset2CAT.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting CutoffPosition in CAD, with respect to a cylinder TDC, to CAT.



Key This input is wired from the "key" output of the esttl_supv_reva.vi through a single feedback node or shift register. It is used to unlock the outputs.



CutoffFlag A one-clock one-shot at the CutoffPosition for each channel.



MPOut1 Multi-pulse output for channel 1.



MPOut2 Multi-pulse output for channel 2.



MPOut3 Multi-pulse output for channel 3.



MPOut4 Multi-pulse output for channel 4.


esttl_vt_ppcad_mp5_reva.vi

This VI generates up to 5 pulses per engine cycle. Each pulse is individually enabled and specified for duration and spacing. The outputs must be unlocked by the Key provided by the ESTTL module supervisor. The outputs may be wired to the Boolean outputs of the ESTTL module supervisor.

The FPGA VI must be placed within a Single Cycle Loop (SCL) of a LabVIEW FPGA block diagram. The SCL must execute at the default clock rate of 40 MHz.

The FPGA VI requires a pre-synthesized netlist file having a matching name and an extension of .ngc. The netlist file must be located in the same directory as the matching VI. The installer will place this file in the LabVIEW addons directory along with the FPGA VI.

Connector Pane



Controls and Indicators

FuelSparkSupervisor This cluster input must be wired directly from the FuelSparkSupervisor cluster output of a Drivven EPT VI.

MPControl The MPControlX Clusters should be terminated with control clusters and made available as complete clusters for interfacing to the LabVIEW RT level. No FPGA code interface is required with any of the members of these clusters. However, their elements will be described in detail here for proper interfacing at the RT level. Each of these clusters contain the control elements for pulse timing, spacing and duration.

MainEnable When TRUE, all five fuel pulses are potentially enabled, depending on the other four enable Booleans. When FALSE (default), all five fuel pulses are disabled.

PilotEnable When TRUE, the pilot pulse is enabled. When FALSE (default), the pilot pulse is disabled.

PreEnable When TRUE, the pre pulse is enabled. When FALSE (default), the pre pulse is disabled.

AfterEnable When TRUE, the after pulse is enabled. When FALSE (default), the after pulse is disabled.

PostEnable When TRUE, the post pulse is enabled. When FALSE (default), the post pulse is disabled. The after pulse must be enabled for the post pulse to operate.

MainStartPosition The main pulse is generated with a leading edge coinciding with MainStartPosition. The length of the pulse will be according to MainDuration. The units of MainStartPosition are CAT. The timing of the pilot and pre pulses is referenced to MainStartPosition. The timing of the after pulse is referenced to the end of the main pulse.

Drivven provides Offset2CAT.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting MainStartPosition in CAD, with respect to a cylinder TDC, to CAT.



PilotOffsetCAT Determines the start position of the pilot pulse with respect to the start of the main pulse. This is a CAT advance, entered in terms of Crank Angle Ticks before MainStartPosition.



PilotDuration Determines the length of the pilot pulse. PilotDuration is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting duration in milliseconds to FPGA clock ticks.

Duration(uint32 clock ticks) = Duration(msec) * 40,000.



PreOffsetCAT Determines the start position of the pre pulse with respect to the start of the main pulse. This is a CAT advance, entered in terms of Crank Angle Ticks before MainStartPosition.



PreDuration Determines the length of the pre pulse. PreDuration is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting duration in milliseconds to FPGA clock ticks.

Duration(uint32 clock ticks) = Duration(msec) * 40,000.



MainDuration Determines the length of the main pulse. MainDuration is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting duration in milliseconds to FPGA clock ticks.

Duration(uint32 clock ticks) = Duration(msec) * 40,000.



AfterDelay Determines the start time of the after pulse with respect to the end of the main pulse. This is a time delay, not a position delay. AfterDelay is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting delay in milliseconds to FPGA clock ticks.

Delay(uint32 clock ticks) = Delay(msec) * 40,000.



AfterDuration Determines the length of the after pulse. AfterDuration is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting duration in

milliseconds to FPGA clock ticks.

Duration(uint32 clock ticks) = Duration(msec) * 40,000.



PostDelay Determines the start time of the post pulse with respect to the end of the after pulse. This is a time delay, not a position delay. PostDelay is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting delay in milliseconds to FPGA clock ticks.

Delay(uint32 clock ticks) = Delay(msec) * 40,000.



PostDuration Determines the length of the post pulse. PostDuration is entered in terms of 40 MHz clock ticks and is internally limited to 24 bits. Values larger than 24 bits will roll over from zero.

Drivven provides time2ticks.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting duration in milliseconds to FPGA clock ticks.

Duration(uint32 clock ticks) = Duration(msec) * 40,000.



CutoffPosition CutoffPosition must be set to a position at least 45 CAD after MainStartPosition. If this minimum spacing is not maintained, then fuel commands will be generated with incorrect timing. In reality, the CutoffPosition may need to be significantly larger than 45 CAD after MainStartPosition to allow for the after and post fuel pulses. This will depend on the duration of these pulses as well as the engine speed.

The output channels of this VI are multiplexed. Therefore a position must be set which determines when the FPGA software switches operation to the next channel. CutoffPosition is used for this purpose. Even though some channels may not be used or enabled, each channel's CutoffPosition must be given values which are spaced throughout the engine cycle. Furthermore, each channel's CutoffPosition must be in positional order as channel number increases. Assuming that CuttoffPosition for each channel is written at the RT level with respect to cylinder TDCs, below are some example TDC values for each channel.

Example 1 - Correct (positional order is maintained):
TDC1 = 0
TDC2 = 180
TDC3 = 360
TDC4 = 540

Example 2 - Correct (positional order is maintained):
TDC1 = 180
TDC2 = 360
TDC3 = 540
TDC4 = 0

Example 3 - Incorrect (positional order is not maintained):
TDC1 = 0
TDC2 = 540

TDC3 = 180
TDC4 = 360

Drivven provides Offset2CAT.vi in the General RT VIs in the RT function palette. This VI can be implemented at the LabVIEW RT level for converting CutoffPosition in CAD, with respect to a cylinder TDC, to CAT.



Key This input is wired from the "key" output of the esttl_supv_reva.vi through a single feedback node or shift register. It is used to unlock the outputs.



CutoffFlag A one-clock one-shot at the CutoffPosition for each channel.



MPOut Multi-pulse output.


pwm_reva.vi

This VI generates a Pulse Width Modulated signal based on the PWMControl cluster. When enabled, OutSig will toggle between TRUE and FALSE at a frequency determined by the Period. The PulseWidth and Polarity determine the relative time that OutSig remains in each state.

This VI must be placed within a Single Cycle Loop (SCL) of a LabVIEW FPGA block diagram.

The FPGA VI requires a pre-synthesized netlist file having a matching name and an extension of .ngc. The netlist file must be located in the same directory as the matching VI. The installer will place this file in the LabVIEW addons directory along with the FPGA VI.

Connector Pane



Controls and Indicators

PWMControl Cluster of settings that define the generated signal.

- **Enable** When TRUE, the PWM signal is generated.
- **Polarity** When TRUE, the signal is set to an active low state.
- **Period** Period between the rising edges of SigOut in terms of clock ticks.
- **PulseWidth** Pulse width from the rising edge to the falling edge of OutSig in terms of clock ticks.

OutSig Signal generated with the specified Period and PulseWidth.

Fuel/Spark Command Scheduling Notes

The fuel and spark VIs provide features that ensure the best possible command delivery, even while the CPU makes modifications to StartPosition, EndPosition and Duration asynchronously to engine position.

Modifications to Fuel Duration in esttl_vt_fuel_revx.vi:

1. Duration can be modified at any time.
2. If Duration is modified during the fuel pulse to a value less than the already accumulated duration, then the pulse is immediately terminated.
3. If Duration is modified during the fuel pulse to a value greater than the already accumulated duration, then the pulse is continued to the new value of Duration, unless CutoffPosition is encountered first.
4. If Duration is modified after the end of the fuel pulse, but before CutoffPosition, to a value less than the already accumulated duration for the cycle, then no action is taken because the fuel pulse has completed. The new duration will take effect on the next pulse.

Modifications to Dwell (Dwell, MinDwell, MaxDwell) in esttl_vt_spark_revx.vi:

1. Dwell parameters can be modified at any time.
2. If Dwell is modified during the spark pulse to a value less than the previous value of Dwell, then the pulse is continued until EndPosition.
3. If Dwell is modified to a value less than MinDwell (0, for example), then the pulse will still be started according to the value of Dwell and engine speed, but MinDwell will take precedence by sacrificing the requested EndPosition to ensure a spark occurs. This scenario should be avoided. Spark pulses should be disabled with the SparkEnable booleans.
4. If Dwell is modified during the main spark pulse to a value greater than the existing dwell, then the pulse is continued only until EndPosition, unless CutoffPosition or MaxDwell is encountered first.

Modifications to StartPosition, EndPosition and MainStartPosition in all VIs:
StartPosition, EndPosition and MainStartPosition can be modified at any time. However, the value must not be advanced by more than 45 CAD within a single engine cycle. This value is referred to as the History Window. The fuel/spark VIs continually check the requested Start/EndPosition with respect to the current crank position. If the Start/EndPosition is modified by the CPU to a position in the past, the VI uses the History Window to determine whether a late pulse should be started.

1. For example, let's assume that a pulse is scheduled for a StartPosition of 200 Absolute CAD (ACAD). Let's also assume that the CurrentPosition of the EPT VI is 190 ACAD when the CPU modifies StartPosition to 180 ACAD, which is in the recent past by 10 CAD. Since this is less than the 45 CAD History Window, then the VI will immediately start the pulse even though it is late. The pulse width will still be exactly according to Duration.
2. As another example, let's assume that a pulse is scheduled for a StartPosition of 200 ACAD. Let's also assume that the CurrentPosition of the EPT VI is 190 ACAD when the CPU modifies StartPosition to 120 ACAD, which is in the far past by 80 CAD. Since this is greater than the 45 CAD History Window, the VI will not generate a late pulse, effectively skipping a cycle without a pulse. The following cycle will have a pulse delivered starting at 120 ACAD.

For esttl_vt_fuel_revx.vi and esttl_vt_spark_revx.vi, CutoffPosition must be set with the following conditions in mind:

1. CutoffPosition must be set to a position at least 45 CAD after StartPosition or EndPosition, depending on the PositionMode setting. If this minimum spacing is not maintained, pulse commands will be generated with incorrect timing.

For esttl_vt_mp5mux4_revx.vi, CutoffPosition must be set with the following conditions in mind:

CutoffPosition must be set to a position at least 45 CAD after MainStartPosition. If this minimum spacing is not maintained, then fuel commands will be generated with incorrect timing. In reality, the CutoffPosition may need to be further than 45 CAD after MainStartPosition to allow for the after and post fuel pulses. This will depend on the duration of these pulses as well as the engine speed.

The four outputs from the esttl_vt_mp5_revx.vi FPGA software are multiplexed. Therefore a position must be set which determines when the FPGA software switches operation to the next channel. CutoffPosition is used for this purpose. Even though some channels may not be used or enabled, each channel's CutoffPosition must be given values which are spaced throughout the engine cycle. Furthermore, each channel's CutoffPosition must be in positional order as channel number increases. Assuming that CuttoffPosition for each channel is written at the RT level with respect to cylinder TDCs, below are some example TDC values for each channel.

Example 1 - Correct (positional order is maintained):
TDC1 = 0
TDC2 = 180
TDC3 = 360
TDC4 = 540

Example 2 - Correct (positional order is maintained):
TDC1 = 360
TDC2 = 540
TDC3 = 0
TDC4 = 180

Example 3 - Incorrect (positional order is not maintained):
TDC1 = 0
TDC2 = 540
TDC3 = 360
TDC4 = 180

Warning About FPGA I/O Node Wiring

Great care should be taken to ensure that I/O nodes are wired to the correct PinInput and PinOutput clusters of the correct module VI. If wired incorrectly, then undefined behavior or module damage could result. LabVIEW FPGA does not yet provide a method for 3rd party module vendors to hide the DIO pins behind module VIs and still be portable to various system configurations. Therefore, a double-check of the I/O node wiring is recommended.

Two LabVIEW FPGA code snippets are shown below from an ADCombo implementation which illustrate this issue. Figure 3 shows the correct implementation of the FPGA I/O node block for the PinOutput cluster of the ADCombo. On the other hand, figure 4 shows a coding mistake that should be avoided. Notice the ADCombo output items where a Spark module output item is selected instead of the correct ADCombo module output item. This means that the Spark (DIO5) output is being driven by the ADCombo logic and will cause strange behavior of the spark module, or possible damage.




Figure 3. Representative FPGA output node for ADCombo with correct output item selection.




Figure 4. Representative FPGA output node for ADCombo with incorrect output item selection for DIO5. This will cause strange behavior or damage to the spark module. Applying meaningful names to the modules within the project can help identify these coding mistakes.

Compliance and Certifications

Safety

This product meets the requirements of the following standards of safety for electrical equipment for measurement, control, and laboratory use:

- IEC 61010-1, EN 61010-1
- UL 61010-1, CSA 61010-1

Electromagnetic Compatibility

This product meets the requirements of the following EMC standards for electrical equipment for measurement, control, and laboratory use:

- EN 61326-1 (IEC 61326-1): Class A emissions; Industrial immunity
- EN 55011 (CISPR 11): Group 1, Class A emissions
- AS/NZS CISPR 11: Group 1, Class A emissions
- FCC 47 CFR Part 15B: Class A emissions
- ICES-001: Class A emissions

Caution: When operating this product, use shielded cables and accessories.

CE Compliance CE

This product meets the essential requirements of applicable European Directives as follows:

- 2006/95/EC; Low-Voltage Directive (safety)
- 2004/108/EC; Electromagnetic Compatibility Directive (EMC)

Environmental Management

NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers. For additional environmental information, refer to the *NI and the Environment* Web page at `ni.com/environment`. This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document.



Waste Electrical and Electronic Equipment (WEEE)

EU Customers At the end of the product life cycle, all products *must* be sent to a WEEE recycling center. For more information about WEEE recycling centers, National Instruments WEEE initiatives, and compliance with WEEE Directive 2002/96/EC on Waste Electrical and Electronic Equipment, visit `ni.com/environment/weee`.



Battery Replacement and Disposal

Battery Directive This device contains a long-life coin cell battery. If you need to replace it, use the Return Material Authorization (RMA) process or contact an authorized National Instruments service representative. For more information about compliance with the EU Battery Directive 2006/66/EC about Batteries and Accumulators and Waste Batteries and Accumulators, visit `ni.com/environment/batterydirective`.

Management Methods for Controlling Pollution Caused by Electronic Information Products Regulation (China RoHS)

Chinese Customers National Instruments is in compliance with the Chinese policy on the Restriction of Hazardous Substances (RoHS) used in Electronic Information Products. For more information about the National Instruments China RoHS compliance, visit ni.com/environment/rohs_china.

电子信息产品污染控制管理办法（中国RoHS）

中国客户 National Instruments符合中国电子信息产品中限制使用某些有害物质指令(RoHS)。关于National Instruments中国RoHS合规性信息，请登录ni.com/environment/rohs_china。(For information about China RoHS compliance, go to ni.com/environment/rohs_china.)

Physical Specifications and Characteristics

Weight: 170 grams
Maximum Altitude: 2000 m
Maximum Ambient Temperature: 70º C
Operating Humidity: 10% to 90% RH, noncondensing
Pollution Degree: 2
Ingress Protection: IP40
For Indoor Use Only
If you need to clean the module, wipe it with a dry towel

Safety Guidelines

Caution: Do not operate this module in a manner not specified in these operating instructions. Product misuse can result in a hazard. You can compromise the safety protection built into the product if the product is damaged in any way. If the product is damaged, return it to National Instruments for repair.

Artisan Technology Group is an independent supplier of quality pre-owned equipment

Gold-standard solutions

Extend the life of your critical industrial, commercial, and military systems with our superior service and support.

We buy equipment

Planning to upgrade your current equipment? Have surplus equipment taking up shelf space? We'll give it a new home.

Learn more!

Visit us at **artisantg.com** for more info on price quotes, drivers, technical specifications, manuals, and documentation.

Artisan Scientific Corporation dba Artisan Technology Group is not an affiliate, representative, or authorized distributor for any manufacturer listed herein.

We're here to make your life easier. How can we help you today?

(217) 352-9330 | sales@artisantg.com | artisantg.com

ARTISAN® TECHNOLOGY GROUP