SR5031 Interface Technology Programmable High-Voltage I/O Module for SR5000

The SR5031 provides a variable voltage interface to the unit under test (UUT). Up to 20 SR5031 I/O modules can be controlled by the SR5010 Timing/Control Module for a total of 320 I/O pins. The inputs and outputs of the SR5031 can operate over a range of -12 volts to +12 volts without any external power required. This range is sufficient to cover TTL, CMOS, ECL, and most military and non-standard logic levels. The SR5031 Programmable High-Voltage I/O Module contains 16 stimulus and 16 response channels on a single VXI C-size card.

The SR5031 I/O Module contains seven separate memory banks, each 64K vectors in depth, for generating stimulus patterns, expected response patterns, and recording UUT response data. The Stimulus Memories contain the Output, Algorithmic and Tristate patterns, which are used to define the stimulus output to the UUT. The Response Memories contain the Expect, Algorithmic, and Mask patterns, which are used to define the expected response from the UUT. Record Memory is used to store either the UUT response data or the result of the comparison between the UUT response data and the Expect pattern. It is operated independently in a manner much like a logic analyzer. A sixteen-level state machine and nine system-wide digital comparators are used to control what data is saved in the memory. In addition to the record memory, each input channel is provided with a 16-bit CCITT CRC register for Signature Analysis applications.

Each I/O module contains 10 separate timing generators for stimulus and response edge placement. Output pins can select from 4 timing generators to define the leading and trailing edges of each stimulus pin. Groups of eight output pins share an independent set of 4 timing generators for a total of 8 stimulus timing generators per card. Response pins can select from 2 response timing generators to define the sample and compare edges, or the 2 response timing generators can be combined together for window compare with glitch detection. The output high and low voltages and the input logic threshold voltage are independently user programmable in groups of four channels. The output slew rate is internally controlled according to the output level.

Stimulus pins may be independently programmed for any of the following formats: Non Return to Zero (NRZ), Return to Zero (RZ), Return to One (RONE), Return to Complement (RC) and Return to Inhibit (RI).